nsc-2 hybrid hall effect devices -- a novel building block for reconfigurable logic steve ferrera,...
TRANSCRIPT
![Page 1: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/1.jpg)
NSC-2
Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic
Steve Ferrera, Nicholas P. Carter
University of Illinois at Urbana-Champaign
![Page 2: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/2.jpg)
NSC-2
Outline• Motivation
• The HHE Device
• Reconfigurable Gates Using HHE Devices
• Simulation Results
• Conclusion
![Page 3: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/3.jpg)
NSC-2
Motivation• SRAM-based lookup tables are the
dominant implementation technology for reconfigurable logic– Fast– High Density– Volatile – lose state without power– Vulnerable to alpha particle strikes and other
effects (importance of this depends on application)
![Page 4: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/4.jpg)
NSC-2
Motivation 2
• Magnetoelectronic devices have the potential to overcome many of the limitations of SRAM– Non-volatile – retain state without power– Can integrate computation with storage– Radiation-tolerant, although affected by
magnetic fields
![Page 5: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/5.jpg)
NSC-2
Hybrid Hall Effect Device
![Page 6: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/6.jpg)
NSC-2
Hysteresis Loop
Once magnetized in a given direction, ferromagnetic element retains its state without requiring an external magnetic field
![Page 7: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/7.jpg)
NSC-2
Reconfigurable HHE Gate
![Page 8: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/8.jpg)
NSC-2
Reset-Based Gate•Two-wire HHE gate to simplify circuitry
•Reset pulse sets gate to logical 0
•Evaluation pulse conditionally sets gate to logical 1
![Page 9: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/9.jpg)
NSC-2
Limitations of Reset-Based Design
• High power consumption– RESET pulse draws enough current to set
magnetization state of the HHE device on every cycle, even if gate output remains constant
• Multi-phase clocking
![Page 10: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/10.jpg)
NSC-2
Reconfigurable Gate With Output Feedback
•Use output voltage to prevent current flow through input wire corresponding to current state of the gate
•Single PULSE signal triggers evaluation of gate
![Page 11: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/11.jpg)
NSC-2
Simulation
• Implemented HSPICE model of HHE device– Very accurate model of magnetization curve– Timing much more approximate
![Page 12: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/12.jpg)
NSC-2
4-Input Reconfigurable Gate
![Page 13: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/13.jpg)
NSC-2
Reset Pulse Vs. Output Feedback
• Output feedback design consumes 2.4x less power than reset pulse design, though this will vary depending on input pattern
![Page 14: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/14.jpg)
NSC-2
Future Plans
• Working with researchers at the NRL to fabricate the circuits described here
• Exploring PLA designs based on HHE devices
• Threshold logic circuits– Issue: fabrication variance
• Longer term: Trade off device usage vs wiring complexity in HHE-based FPGAs
![Page 15: NSC-2 Hybrid Hall Effect Devices -- a Novel Building Block for Reconfigurable Logic Steve Ferrera, Nicholas P. Carter University of Illinois at Urbana-Champaign](https://reader036.vdocuments.us/reader036/viewer/2022082820/5697bf871a28abf838c88ee2/html5/thumbnails/15.jpg)
NSC-2
Conclusion
• HHE devices are a promising alternative to pure-CMOS reconfigurable logic in applications where non-volatility is important
• Have demonstrated a number of circuits that integrate HHE devices with more-conventional CMOS to implement reconfigurable gates