non ideal effects of pll

19
NON IDEAL EFFECTS OF PLL Presented by:- Amrendra prakash(EC- 11) Anil kumar pandit(EC- 12) Anjali manjhi (EC-13) Dayanand kumar(EC-30) Madhukar anand (EC-48) Presented to:- Ravitesh Mishra A.P. BCE Mandideep 1 Time taken-30mins March 5, 2013

Upload: bansal-college-of-engineeringmandideep

Post on 04-Feb-2015

1.580 views

Category:

Documents


14 download

DESCRIPTION

 

TRANSCRIPT

Page 1: Non ideal effects of pll

NON IDEAL EFFECTS OF PLL

Presented by:- Amrendra prakash(EC-

11) Anil kumar pandit(EC-12) Anjali manjhi (EC-13) Dayanand kumar(EC-30) Madhukar anand (EC-48)

Presented to:- Ravitesh Mishra

A.P.

BCE Mandideep

1Time taken-30mins March 5, 2013

Page 2: Non ideal effects of pll

2

CONTENTS Introduction(PLL) Phase detector Phase frequency detector(PFD) Non ideal effects of PLL (a)PFD non idealities (b)Jitter in PLL Noise in PLL Application of PLL

March 5, 2013 AMRENDRA PRAKASH

Page 3: Non ideal effects of pll

3

INTRODUCTION

PHASE LOCK LOOPS(PLL)

A PLL is a feedback system that compares the output phase with the input phase.

March 5, 2013 AMRENDRA PRAKASH

Page 4: Non ideal effects of pll

4

The comparison is performed by a phase comparator or phase detector(PD)

Operates on excess phase of x(t) and y(t). “Locked” when phase difference between input

and output is constant with time. The operation of phase detectors is similar to that

of differential amplifier in which difference between the two inputs, generating a proportional output.

March 5, 2013 AMRENDRA PRAKASH

Page 5: Non ideal effects of pll

5

PHASE DETECTOR

March 5, 2013 ANJALI MANJHI

Page 6: Non ideal effects of pll

6

Example of phase detector-

Exclusive OR (XOR) gate

March 5, 2013 ANJALI MANJHI

Page 7: Non ideal effects of pll

7

PHASE FREQUENCY DETECTOR(PFD)

For periodic signals, it is possible to merge the two loops by devising a circuit that can detect both phase and frequency differences called a PFD.

March 5, 2013 ANJALI MANJHI

Page 8: Non ideal effects of pll

8

NON IDEAL EFFECTS OF PLL

In practical PFD the delay of the gates creates non-idealities in the phase input/output characteristic.

The PFD can no longer resolve very small phase errors, and a dead zone is created.

To solve this problem, extra delay is introduced in the feedback path of reset signal.

(1) PFD non idealities

March 5, 2013 ANIL KUMAR PANDIT

Page 9: Non ideal effects of pll

9

•Dead Zone problem-1)Due to finite gate delay2) Introduce large jitter or poor phase noise

March 5, 2013 ANIL KUMAR PANDIT

Page 10: Non ideal effects of pll

10

(2)Jitter in PLL

March 5, 2013 ANIL KUMAR PANDIT

Page 11: Non ideal effects of pll

11March 5, 2013 ANIL KUMAR PANDIT

Page 12: Non ideal effects of pll

12March 5, 2013 ANIL KUMAR PANDIT

Page 13: Non ideal effects of pll

13

NOISE IN PLL

March 5, 2013 MADHUKAR ANAND

Page 14: Non ideal effects of pll

14March 5, 2013 MADHUKAR ANAND

Page 15: Non ideal effects of pll

15

VOLTAGE CONTROLLED OSCILLATOR(VCO)

March 5, 2013 MADHUKAR ANAND

Page 16: Non ideal effects of pll

16

APPLICATIONS OF PLL

Frequency multiplication

March 5, 2013 DAYANAND KUMAR

Page 17: Non ideal effects of pll

17

Data recovery(Jitter reduction)

March 5, 2013 DAYANAND KUMAR

Page 18: Non ideal effects of pll

18

Skew reduction

March 5, 2013 DAYANAND KUMAR

Page 19: Non ideal effects of pll

19

THANK YOU

March 5, 2013 DAYANAND KUMAR