my poster

1
Md. Shifat Islam Talukder ,Dr.Kho Yau Hee and Dr.Wong Ming Ming Faculty of Engineering, Computing, and Science, Swinburne University of Technology (Sarawak Campus) Jalan Simpang Tiga, 93350, Kuching, Sarawak, Malaysia *Email: [email protected] Implementation of Adaptive Filter on FPGA Introduction Introduction Type of digital filter which will update its coefficient based on the interference. Uses different algorithms for updating the coefficient. LMS and RLS are the most common ones which will be implemented in this project. Can be used for noise cancellation, control, enhancement of signals, echo cancellation, System Design System Design References References S.Haykin, Adaptive Filter Theory,Englewood Clifton, NJ:Prentice,19986. Xilinx Inc.,System Genrator for DSP,March,2010. Acknowledgement Acknowledgement I would like to take this opportunity to extend my sincere gratitude and appreciation to my supervisors Dr. Kho Yau Hee and Dr.Wong Ming for their continuous support of this project. I would also like to thanks my parents for their continuous support. Methodology Methodology Project specification: 1.Implementation of adaptive filter using LMS and RLS algorithm on FPGA. 2.Carry out a details analyze of the two algorithm based on performance, speed and resource utilization. Hardware selection: Xilinx Spartan 3E starter Board was selected for the process. System Integration: Xilinx System generator and the FPGA board is interfaced System testing: The algorithm should cancel out the noise from the input signal. The output will be displayed in the scope with the errors. Figure1.Adaptive Algorithm Program and Simulate the LMS block Compile with other Xilinx System Generator blocksets Download the bitstream to FPGA Plot the wave of the output signal Figure 3.Flow Chart of the LMS RTL schematic RTL schematic Results and Discussions Results and Discussions Simulation of low and high frequency noise signal: Hardware Implementation low and high frequency noise The output from the LMS algorithm converges to the desired signal as per the requirement. But the successful implementation of RLS algorithm was not achieved. The calculation of inversion matrix was one major obstacle Figure 5.Low Frequency noise cancellation Figure 6.High Frequency Noise cancellation Conclusions Conclusions The LMS algorithm was successfully implemented. However RLS algorithm was not completed successfully due to some problem in finding the inversion matrix required by the algorithm. Future Work Future Work The completion for the RLS algorithm should be the first thing to do. Use of LUT can be served for such purpose. A detailed study on the performance of both the algorithms in terms of speed, resource requirement etc. The improvement of LMS algorithm can be achieved by increasing the filter taps. The cancellation of noise from sound should also be addressed. Figure 7.Hardware Results(LMS) Program and Simulate the RLS block Generate a look up table to find the correlation matrix Compile with other blocksets and download the bitstream to FPGA Plot the wave of the output signal Figure 2.Flow Chart of the RLS Figure 8.Hardware Results(RLS) Figure 4.RTL schematic diagram for LMS algorithm

Upload: badhon1131

Post on 29-Oct-2015

11 views

Category:

Documents


2 download

DESCRIPTION

lms_algorithm final presentation

TRANSCRIPT

Page 1: My Poster

Md. Shifat Islam Talukder ,Dr.Kho Yau Hee and Dr.Wong Ming MingFaculty of Engineering, Computing, and Science, Swinburne University of Technology (Sarawak

Campus)Jalan Simpang Tiga, 93350, Kuching, Sarawak, Malaysia

*Email: [email protected]

Implementation of Adaptive Filter on FPGA

IntroductionIntroductionType of digital filter which will update its coefficient based

on the interference. Uses different algorithms for updating the coefficient. LMS and RLS are the most common ones which will be implemented in this project. Can be used for noise cancellation, control,

enhancement of signals, echo cancellation, system identification, signal enhancement and equalization of dispersive channels.

IntroductionIntroductionType of digital filter which will update its coefficient based

on the interference. Uses different algorithms for updating the coefficient. LMS and RLS are the most common ones which will be implemented in this project. Can be used for noise cancellation, control,

enhancement of signals, echo cancellation, system identification, signal enhancement and equalization of dispersive channels.

System DesignSystem Design

ReferencesReferencesS.Haykin, Adaptive Filter Theory,Englewood Clifton,

NJ:Prentice,19986.Xilinx Inc.,System Genrator for DSP,March,2010.

ReferencesReferencesS.Haykin, Adaptive Filter Theory,Englewood Clifton,

NJ:Prentice,19986.Xilinx Inc.,System Genrator for DSP,March,2010.

AcknowledgementAcknowledgementI would like to take this opportunity to extend my sincere gratitude and appreciation to my supervisors Dr. Kho Yau Hee and Dr.Wong Ming for their continuous support of this project. I would also like to thanks my parents for their continuous support.

AcknowledgementAcknowledgementI would like to take this opportunity to extend my sincere gratitude and appreciation to my supervisors Dr. Kho Yau Hee and Dr.Wong Ming for their continuous support of this project. I would also like to thanks my parents for their continuous support.

MethodologyMethodology

•Project specification:1.Implementation of adaptive filter using LMS and RLS algorithm on FPGA.2.Carry out a details analyze of the two algorithm based on performance, speed and resource utilization.Hardware selection: Xilinx Spartan 3E starter Board was selected

for the process.System Integration: Xilinx System generator and the FPGA board

is interfacedSystem testing: The algorithm should cancel out the noise from

the input signal. The output will be displayed in the scope with the errors.

MethodologyMethodology

•Project specification:1.Implementation of adaptive filter using LMS and RLS algorithm on FPGA.2.Carry out a details analyze of the two algorithm based on performance, speed and resource utilization.Hardware selection: Xilinx Spartan 3E starter Board was selected

for the process.System Integration: Xilinx System generator and the FPGA board

is interfacedSystem testing: The algorithm should cancel out the noise from

the input signal. The output will be displayed in the scope with the errors.

Figure1.Adaptive Algorithm

Program and Simulate the LMS block

Compile with other Xilinx System Generator blocksets

Download the bitstream to FPGA

Plot the wave of the output signal

Figure 3.Flow Chart of the LMS

RTL schematic RTL schematic RTL schematic RTL schematic

Results and DiscussionsResults and DiscussionsSimulation of low and high frequency noise signal:

Hardware Implementation low and high frequency noise

The output from the LMS algorithm converges to the desired signal as per the requirement. But the successful implementation of RLS algorithm was not achieved. The calculation of inversion matrix was one major obstacle that we faced for such algorithm.

Results and DiscussionsResults and DiscussionsSimulation of low and high frequency noise signal:

Hardware Implementation low and high frequency noise

The output from the LMS algorithm converges to the desired signal as per the requirement. But the successful implementation of RLS algorithm was not achieved. The calculation of inversion matrix was one major obstacle that we faced for such algorithm.

Figure 5.Low Frequency noise cancellation

Figure 6.High Frequency Noise cancellation

ConclusionsConclusionsThe LMS algorithm was successfully implemented. However

RLS algorithm was not completed successfully due to some problem in finding the inversion matrix required by the algorithm.

ConclusionsConclusionsThe LMS algorithm was successfully implemented. However

RLS algorithm was not completed successfully due to some problem in finding the inversion matrix required by the algorithm.

Future WorkFuture WorkThe completion for the RLS algorithm should be the first

thing to do. Use of LUT can be served for such purpose.A detailed study on the performance of both the algorithms

in terms of speed, resource requirement etc.The improvement of LMS algorithm can be achieved by

increasing the filter taps. The cancellation of noise from sound should also be addressed.

Future WorkFuture WorkThe completion for the RLS algorithm should be the first

thing to do. Use of LUT can be served for such purpose.A detailed study on the performance of both the algorithms

in terms of speed, resource requirement etc.The improvement of LMS algorithm can be achieved by

increasing the filter taps. The cancellation of noise from sound should also be addressed.

Figure 7.Hardware Results(LMS)

Program and Simulate the RLS block

Generate a look up table to find the correlation matrix

Compile with other blocksets and download the bitstream to FPGA

Plot the wave of the output signalFigure 2.Flow Chart of the RLS Figure 8.Hardware Results(RLS)

Figure 4.RTL schematic diagram for LMS algorithm