mobile amd s1g2 cpu with ati rx781(nb) & sb700(sb ......opp rachman amd 14" discrete - la-4112p wlan...
TRANSCRIPT
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
1 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
1 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
1 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Schematics Document
REV:1.0
2008-05-14
Mobile AMD S1G2 CPU with ATI RX781(NB) & SB700(SB) core logic
Compal confidential
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
2 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
2 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
2 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Compal Confidential
Thermal SensorADM1032ARMZ
Fan conn
AMD S1G2 CPU638-PIN uFCPGA 638
Mini-Card* 1
16X16
ATI RS780, RX781RS780MN/CE
Power On/Off CKT.
LPC BUS
DC/DC Interface CKT.
Page 4, 5, 6, 7
Page 10, 11, 12, 13, 14
Page 8, 9
Page 26,27,28,29,30
Page 31
Page 31
SATA ODD Connector
Page 32
Page 26
RTC CKT.
ATI SB700
Touch Pad CONN. Int.KBD
KBC
Realtek8102EL(10/100M)
RJ45/11 CONN
PCI-E BUS*5
BANK 0, 1, 2, 3
LED
DDR2-SO-DIMM X2
SATA HDD Connector
SATA Master-1
SATA Slave
A-Link Express II4X PCI-E
Page 34
SATA Slave
SATA Master-2
Page 38
e-SATA Connector
OPP Rachman AMD 14" Discrete - LA-4112P
WLAN Card
Page 35 Page 36
Page 38
Page 38
Page 41
Page 40
Page 40
Page 43
Codec_IDT9271B7Audio CKT AMP & Audio Jack
TPA6017A2
USB conn x3USB2.0 X12
Azalia (HDA I/F)
BT Conn
Page 6
Page 4
Clock Generator SLG8SP626VTR
Page 22
72QFN
ENE KB926
Page 41
P41
Hyper Transport Link
Page 32
SPI ROM25LF080A
Page 39
Page 24
USB WebCam
Page 36/42
Consumer IR SPI
daughter board
daughter board
DDR2 800MHz 1.8VDual Channel
Page 41MDC V1.5 daughter board
AccelerometerLIS3LV02DL-TR
Page 37
PCI-E Lane*16DiscreteATI M82-SCE
Page 15,16,17,18,21
page 19, 20
VRAM256MB
Page 25HDMI
Page 24
Page 23
LVDS PanelInterface
CRT
Vista 32&64 bit supporttiveEnergy star 4.0/EPEAT request compliant
DDR2 400MHz
PC2-5300 (DDR2/667)PC2-6400 (DDR2/800)
1600x1200 max resolution at 75Hz
802.11a/b/g/n
Chicony CNF7047
Page 34
Page 34
CardReader-JM3855 in 1
CardReader CONN
5 in 1:SD/MMC/MS/MSPro/XSSupport for RS-MMC, Memory Stick Duo and Memory StickDuo Pro, Micro-M2, Mini-SD, and MicroSD
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
3 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
3 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
3 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Voltage Rails O MEANS ON X MEANS OFF
O
O
X
S3
+3VS
X
X
+3VALW
+5VS
S1
O
+2.5VS
+CPU_CORE_0
OO
OO
X
X X
+1.1VS
powerplane
O
O
O
O
O
X
S5 S4/ Battery only
X X X
+B
State
+1.5VS
+1.8V
S5 S4/AC & Batterydon't exist
S5 S4/AC
+5VALW
S0
O
O
Symbol Note :
: means Digital Ground
: means Analog Ground
@ : means just reserve , no buildDEBUG@ : means just reserve for debug.
SERIAL SENSOR
SMB_EC_CK2
SOURCE
KB926
BATT EEPROM
THERMAL
SODIMM CLK CHIP
SMBUS Control Table
MINI CARD
SMB_EC_DA2
SMB_EC_CK1
SMB_EC_DA1
KB926
LCDADM1032
XX X
X XX X
XXX X
XV
V1 0 1 0 0 1 0 0A4
I2C / SMBUS ADDRESSING
1 0 1 0 0 0 0 0
D2
A0
CLOCK GENERATOR (EXT.)
HEX
DDR SO-DIMM 1
ADDRESS
DDR SO-DIMM 0
1 1 0 1 0 0 1 0
DEVICE
+VGA_CORE
+1.8VS
HEX HEX
16H
EC SM Bus1 addressDevice
A0H 1010 000X b
Address Address
EC SM Bus2 addressDevice
0001 011X bSmart Battery24C16
I / IICPU &
VX X X X X X X
V VSCL0SDA0 SB700 X X X X X
HDMI
XXX
DDC4CLK
DDC4DATA X X X X XX X X X X
X X X VX X X X
XX
XX XXSDA3 XSB700SCL3 XX
XX XXSDA1 SB700SCL1 XXX X V
X XXX XXSDA2 XSB700
SCL2 XXX X
G-Sensor
X
X
X
XX
X
V
X
X
SENSORTHERMAL
ADM1032VGA M82-SE
VVGAM82-SE
VGAM82-SE
SCL
SDA
Slot 1
VGAM82-SE
DDC3CLK
DDC3DATA
V
X
XX
X
XX
X
X
CRT
WL
+1.2V_HT
+CPU_CORE_NB
+CPU_CORE_1+1.2VALW
+0.9V+3VL
+5VL
ACCELEROMETER 3A 0 0 1 1 1 0 1 0
CPU SIC interface 98H 1001 100X b98H 1001 100X bADI1032-1 VGA9AH 1001 101X bADI1032-2 CPU
X
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
H_CADIN1
H_CADIN0
H_CADIP3H_CADIN2H_CADIP2
H_CADIP1
H_CADIN3H_CADIP4
H_CADIN5
H_CADIN4H_CADIP5
H_CADIN6
H_CADIN8
H_CADIN7
H_CADIN9
H_CADIP8
H_CADIP6
H_CADIP7
H_CADIN10H_CADIP10
H_CADIN11H_CADIP11
H_CADIP9
H_CADIN13
H_CADIN12
H_CADIP14
H_CADIP12
H_CADIN14
H_CADIP0
H_CADIN15H_CADIP15
H_CADIP13
H_CADON15
H_CADOP13
H_CADON2
H_CADON3
H_CADON9
H_CADON6
H_CADON0
H_CADOP11
H_CADOP8
H_CADOP6
H_CADON13
H_CADOP1
H_CADOP2
H_CADOP4
H_CADOP5
H_CADON12
H_CADON7
H_CADON5
H_CADON10
H_CADON8
H_CADON4
H_CADON1
H_CADOP12
H_CADOP15
H_CADOP9
H_CADOP10
H_CADOP14
H_CADOP7
H_CADOP3
H_CADOP0
H_CADON14
H_CADON11
+VCC_FAN
H_CADIN[0..15]
H_CADOP[0..15]
H_CADON[0..15]
H_CADIP[0..15]
+VLDT_B
H_CADON[0..15] H_CADIN[0..15]
H_CADOP[0..15]
H_CLKIN0
H_CLKIN1H_CLKIP1
H_CTLIN1
H_CLKIP0
H_CTLIP1 H_CTLOP1
H_CLKOP1
H_CADIP[0..15]
H_CLKOP0 H_CLKON0
H_CLKON1
H_CTLON1
H_CTLOP0 H_CTLON0 H_CTLIN0
H_CTLIP0
FAN_PWM
+1.2V_HT
+1.2V_HT
+5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
4 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
4 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
4 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
250 mil
1.5A(+-60mV_dc,+-75mV_ac)
PWM Fan Control circuit
Athlon 64 S1Processor Socket
Near CPU Socket
VLDT CAP.
If VLDT is connected only on one side, one4.7uF cap should be added to the islandside.
JP2
ACES_88231-02001CONN@
JP2
ACES_88231-02001CONN@
1122
GND3GND4
C6180P_0402_50V8JC6180P_0402_50V8J
1
2
C30.22U_0603_16V4ZC30.22U_0603_16V4Z
1
2
S
GD Q1
SI3456BDV-T1-E3_TSOP6
S
GD Q1
SI3456BDV-T1-E3_TSOP6
3
624
51
C24.7U_0805_10V4ZC24.7U_0805_10V4Z
1
2
HT LINK
JCPUA
FOX_PZ6382A-284S-41F_GRIFFINCONN@
HT LINK
JCPUA
FOX_PZ6382A-284S-41F_GRIFFINCONN@
VLDT_A3D4VLDT_A2D3VLDT_A1D2VLDT_A0D1
VLDT_B3 AE5VLDT_B2 AE4VLDT_B1 AE3VLDT_B0 AE2
L0_CADIN_H15N5L0_CADIN_L15P5
L0_CADIN_H14M3L0_CADIN_L14M4
L0_CADIN_H13L5L0_CADIN_L13M5
L0_CADIN_H12K3L0_CADIN_L12K4
L0_CADIN_H11H3L0_CADIN_L11H4
L0_CADIN_H10G5L0_CADIN_L10H5
L0_CADIN_H9F3L0_CADIN_L9F4
L0_CADIN_H8E5L0_CADIN_L8F5
L0_CADIN_H7N3L0_CADIN_L7N2
L0_CADIN_H6L1L0_CADIN_L6M1
L0_CADIN_H5L3L0_CADIN_L5L2
L0_CADIN_H4J1L0_CADIN_L4K1
L0_CADIN_H3G1L0_CADIN_L3H1
L0_CADIN_H2G3L0_CADIN_L2G2
L0_CADIN_H1E1L0_CADIN_L1F1
L0_CADIN_H0E3L0_CADIN_L0E2
L0_CADOUT_H15 T4L0_CADOUT_L15 T3
L0_CADOUT_H14 V5L0_CADOUT_L14 U5
L0_CADOUT_H13 V4L0_CADOUT_L13 V3
L0_CADOUT_H12 Y5L0_CADOUT_L12 W5
L0_CADOUT_H11 AB5L0_CADOUT_L11 AA5
L0_CADOUT_H10 AB4L0_CADOUT_L10 AB3
L0_CADOUT_H9 AD5L0_CADOUT_L9 AC5
L0_CADOUT_H8 AD4L0_CADOUT_L8 AD3
L0_CADOUT_H7 T1L0_CADOUT_L7 R1
L0_CADOUT_H6 U2L0_CADOUT_L6 U3
L0_CADOUT_H5 V1L0_CADOUT_L5 U1
L0_CADOUT_H4 W2L0_CADOUT_L4 W3
L0_CADOUT_H3 AA2L0_CADOUT_L3 AA3
L0_CADOUT_H2 AB1L0_CADOUT_L2 AA1
L0_CADOUT_H1 AC2L0_CADOUT_L1 AC3
L0_CADOUT_H0 AD1L0_CADOUT_L0 AC1
L0_CLKIN_H1J5L0_CLKIN_L1K5
L0_CLKIN_H0J3L0_CLKIN_L0J2
L0_CTLIN_H1P3L0_CTLIN_L1P4
L0_CTLIN_H0N1L0_CTLIN_L0P1
L0_CLKOUT_H1 Y4L0_CLKOUT_L1 Y3
L0_CLKOUT_H0 Y1L0_CLKOUT_L0 W1
L0_CTLOUT_H1 T5L0_CTLOUT_L1 R5
L0_CTLOUT_H0 R2L0_CTLOUT_L0 R3
D2
RLZ5.1B_LL34
@D2
RLZ5.1B_LL34
@
12
C90.1U_0402_16V4Z
@C90.1U_0402_16V4Z
@1
2
C7 4.7U_0805_10V4ZC7 4.7U_0805_10V4Z1 2
C8
4.7U_0805_10V4Z
C8
4.7U_0805_10V4Z
1
2
C14.7U_0805_10V4ZC14.7U_0805_10V4Z
1
2
D1CH751H-40PT_SOD323-2
D1CH751H-40PT_SOD323-2
21
C40.22U_0603_16V4ZC40.22U_0603_16V4Z
1
2
C5180P_0402_50V8JC5180P_0402_50V8J
1
2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+MCH_REF
DDR_B_MA10
DDR_B_MA7
DDR_B_MA1
DDR_B_MA12
DDR_B_MA6
DDR_B_MA11
DDR_B_MA0
DDR_B_MA9
DDR_B_MA15
DDR_B_MA3
DDR_B_MA5
DDR_B_MA8
DDR_B_MA13
DDR_B_MA2
DDR_B_MA4
DDR_CKE1_DIMMB
DDR_B_D0
DDR_CKE0_DIMMB
DDR_B_DQS6DDR_B_DQS#6
DDR_B_DQS2DDR_B_DQS#2
DDR_B_DQS5DDR_B_DQS#5
DDR_B_DQS1DDR_B_DQS#1
DDR_B_DQS4DDR_B_DQS#4
DDR_B_DQS0DDR_B_DQS#0
DDR_B_DQS7DDR_B_DQS#7
DDR_B_DQS3DDR_B_DQS#3
DDR_A_CLK1
DDR_A_CLK#1
DDR_B_CLK0
DDR_B_CLK#0
DDR_B_CLK1
DDR_B_CLK#1
DDR_A_DQS0DDR_A_DQS#0
DDR_A_DQS3DDR_A_DQS#3
DDR_A_DQS2DDR_A_DQS#2
DDR_A_DQS1DDR_A_DQS#1
DDR_A_DQS4DDR_A_DQS#4DDR_A_DQS5DDR_A_DQS#5DDR_A_DQS6DDR_A_DQS#6
DDR_A_DQS#7DDR_A_DQS7
MEMZPMEMZN VTT_SENSE
DDR_A_CLK0
DDR_A_CLK#0
+MCH_REF
DDR_B_ODT0DDR_B_ODT1
DDR_A_ODT1DDR_A_ODT0
DDR_B_CLK#0DDR_B_CLK0
DDR_B_CLK1DDR_B_CLK#1DDR_A_CLK#1
DDR_A_CLK#0DDR_A_CLK0
DDR_A_CLK1
DDR_CKE0_DIMMADDR_CKE1_DIMMA
DDR_B_D28
DDR_B_D16
DDR_B_D22
DDR_B_D19
DDR_B_D9
DDR_B_D50
DDR_B_D35
DDR_B_D46
DDR_B_D5
DDR_B_D37
DDR_B_D26
DDR_B_D3
DDR_B_D8
DDR_B_D29
DDR_B_D14
DDR_B_D7
DDR_B_D59
DDR_B_D51
DDR_B_D10
DDR_B_D17
DDR_B_D44
DDR_B_D41
DDR_B_D38
DDR_B_D47
DDR_B_D63
DDR_B_D32
DDR_B_D20
DDR_B_D52
DDR_B_D30
DDR_B_D53
DDR_B_D40
DDR_B_D27
DDR_B_D45
DDR_B_D55DDR_B_D56
DDR_B_D11
DDR_B_D48
DDR_B_D39
DDR_B_D1
DDR_B_D42
DDR_B_D36
DDR_B_D2
DDR_B_D58
DDR_B_D33
DDR_B_D62
DDR_B_D31
DDR_B_D21
DDR_B_D54
DDR_B_D24
DDR_B_D15
DDR_B_D60
DDR_B_D12
DDR_B_D49
DDR_B_D43
DDR_B_D18
DDR_B_D61
DDR_B_D34
DDR_B_D4
DDR_B_DM6
DDR_B_DM4
DDR_B_DM2
DDR_B_DM0
DDR_B_DM5
DDR_B_DM3
DDR_B_DM1
DDR_B_DM7DDR_A_DM6DDR_A_DM5DDR_A_DM4DDR_A_DM3DDR_A_DM2DDR_A_DM1DDR_A_DM0
DDR_A_DM7
DDR_A_D59
DDR_A_D3
DDR_A_D13
DDR_A_D60
DDR_A_D40
DDR_A_D29
DDR_A_D56
DDR_A_D20
DDR_A_D28
DDR_A_D36
DDR_A_D19
DDR_A_D23
DDR_A_D34
DDR_A_D61
DDR_A_D15
DDR_A_D4
DDR_A_D0
DDR_A_D53
DDR_A_D47
DDR_A_D43
DDR_A_D33
DDR_A_D24
DDR_A_D39
DDR_A_D46
DDR_A_D22
DDR_A_D51
DDR_A_D9
DDR_A_D5DDR_A_D6
DDR_A_D54
DDR_A_D8
DDR_A_D31
DDR_A_D7
DDR_A_D50
DDR_A_D57
DDR_A_D12
DDR_A_D21
DDR_A_D26
DDR_A_D63DDR_A_D62
DDR_A_D42
DDR_A_D48
DDR_A_D44
DDR_A_D25
DDR_A_D58
DDR_A_D32
DDR_A_D1
DDR_A_D17
DDR_A_D2
DDR_A_D55
DDR_A_D38
DDR_A_D11DDR_A_D10
DDR_A_D27
DDR_A_D18
DDR_A_D14
DDR_A_D41
DDR_A_D49
DDR_A_D16
DDR_A_D52
DDR_A_D37
DDR_A_D35
DDR_A_D30
DDR_B_D6
DDR_A_D45
DDR_B_RAS#DDR_B_CAS#DDR_B_WE#
DDR_B_BS#0DDR_B_BS#1DDR_B_BS#2
DDR_A_WE#
DDR_B_D25
DDR_A_CAS#DDR_A_RAS#
DDR_B_D23
DDR_B_D57
DDR_B_D13
DDR_A_BS#2DDR_A_BS#1DDR_A_BS#0
DDR_A_MA15
DDR_A_MA12
DDR_A_MA14DDR_A_MA13
DDR_A_MA11DDR_A_MA10
DDR_A_MA6
DDR_A_MA1
DDR_A_MA7
DDR_A_MA2DDR_A_MA3
DDR_A_MA8
DDR_A_MA5DDR_A_MA4
DDR_A_MA9
DDR_A_MA0
DDR_B_MA14
DDR_CS1_DIMMA# DDR_CS0_DIMMB#DDR_CS1_DIMMB#
DDR_CS0_DIMMA#
DDR_CKE1_DIMMB DDR_CKE0_DIMMB
DDR_CS0_DIMMA#DDR_CS1_DIMMA# DDR_CS0_DIMMB#
DDR_CS1_DIMMB#
DDR_B_D[63..0]
DDR_B_DM[7..0] DDR_A_DM[7..0]
DDR_A_D[63..0]
DDR_B_DQS7DDR_B_DQS#7
DDR_B_DQS6
DDR_B_DQS5
DDR_B_DQS4
DDR_B_DQS3
DDR_B_DQS2
DDR_B_DQS1
DDR_B_DQS0
DDR_B_DQS#6
DDR_B_DQS#5
DDR_B_DQS#4
DDR_B_DQS#3
DDR_B_DQS#2
DDR_B_DQS#1
DDR_B_DQS#0
DDR_A_DQS3
DDR_A_DQS2
DDR_A_DQS1
DDR_A_DQS0
DDR_A_DQS#3
DDR_A_DQS#2
DDR_A_DQS#1
DDR_A_DQS#0
DDR_A_DQS4 DDR_A_DQS#4 DDR_A_DQS5 DDR_A_DQS#5 DDR_A_DQS6 DDR_A_DQS#6 DDR_A_DQS7 DDR_A_DQS#7
DDR_B_RAS# DDR_B_CAS# DDR_B_WE#
DDR_B_BS#0 DDR_B_BS#1 DDR_B_BS#2
DDR_A_RAS#DDR_A_CAS#DDR_A_WE#
DDR_A_BS#0DDR_A_BS#1DDR_A_BS#2
DDR_A_MA[15..0] DDR_B_MA[15..0]
DDR_B_ODT0 DDR_B_ODT1
DDR_A_ODT0DDR_A_ODT1
DDR_B_CLK0 DDR_B_CLK#0 DDR_B_CLK1 DDR_B_CLK#1
DDR_A_CLK0DDR_A_CLK#0
DDR_A_CLK1DDR_A_CLK#1
DDR_CKE0_DIMMADDR_CKE1_DIMMA
+1.8V
+0.9V+0.9V
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
5 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
5 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
5 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
PLACE CLOSE TO PROCESSOR WITHIN 1.5 INCH
Athlon 64 S1ProcessorSocket
Athlon 64 S1Processor Socket
Place them close to CPU within 1"
Processor DDR2 Memory Interface
750mA(+-50mV_dc,+-75mV_ac)
VTT_SENSE=W/S=10mil/10milMEMZP/N=W/S=5mil/10mil
R3 39.2_0402_1%
R3 39.2_0402_1%
1 2
C151.5P_0402_50V9C
C151.5P_0402_50V9C
1
2
T2 PADT2 PAD
MEM:CMD/CTRL/CLK
JCPUB
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
MEM:CMD/CTRL/CLK
JCPUB
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
VTT1D10VTT2C10VTT3B10VTT4AD10
VTT5 W10VTT6 AC10VTT7 AB10VTT8 AA10VTT9 A10
MA1_ODT1V19MA1_ODT0U21MA0_ODT1V22MA0_ODT0T19
MB1_ODT0 Y26MB0_ODT1 W23MB0_ODT0 W26
RSVD_M2 B18
MB1_CS_L0 U22MB0_CS_L1 W25MB0_CS_L0 V26MA0_CS_L1U19
MA1_CS_L1V20MA1_CS_L0U20
MA0_CS_L0T20
MA_ADD15K19MA_ADD14K24MA_ADD13V24MA_ADD12K20MA_ADD11L22MA_ADD10R21MA_ADD9K22MA_ADD8L19MA_ADD7L21MA_ADD6M24MA_ADD5L20MA_ADD4M22MA_ADD3M19MA_ADD2N22MA_ADD1M20MA_ADD0N21
MA_BANK2J21MA_BANK1R23MA_BANK0R20
MA_RAS_LR19MA_CAS_LT22MA_WE_LT24
MEMZPAF10MEMZNAE10 VTT_SENSE Y10
MEMVREF W17
MA_CLK_H4P19MA_CLK_L4P20
MA_CLK_H7Y16MA_CLK_L7AA16
MA_CLK_H1E16MA_CLK_L1F16
MA_CLK_H5N19MA_CLK_L5N20
MB_CLK_H4 R26MB_CLK_L4 R25
MB_CLK_H7 AF18MB_CLK_L7 AF17
MB_CLK_H1 A17MB_CLK_L1 A18
MB_CLK_H5 P22MB_CLK_L5 R22
MA_CKE0J22MA_CKE1J20
MB_CKE0 J25MB_CKE1 H26
MB_ADD15 J24MB_ADD14 J23MB_ADD13 W24MB_ADD12 L25MB_ADD11 L26MB_ADD10 T26
MB_ADD9 K26MB_ADD8 M26MB_ADD7 L24MB_ADD6 N25MB_ADD5 L23MB_ADD4 N26MB_ADD3 N23MB_ADD2 P26MB_ADD1 N24MB_ADD0 P24
MB_BANK2 J26MB_BANK1 U26MB_BANK0 R24
MB_RAS_L U25MB_CAS_L U24MB_WE_L U23
RSVD_M1H16
T1PAD T1PAD
R2
1K_0402_1%
R2
1K_0402_1%
12
R4 39.2_0402_1%
R4 39.2_0402_1%
1 2
C12
0.1U_0402_16V4Z
C12
0.1U_0402_16V4Z
1
2
C13
1000P_0402_25V8J
C13
1000P_0402_25V8J
1
2
C101.5P_0402_50V9C
C101.5P_0402_50V9C
1
2
T3PAD T3PAD
C111.5P_0402_50V9C
C111.5P_0402_50V9C
1
2
C141.5P_0402_50V9C
C141.5P_0402_50V9C
1
2
MEM:DATAJCPUC
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
MEM:DATAJCPUC
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
MB_DATA63AD11MB_DATA62AF11MB_DATA61AF14MB_DATA60AE14MB_DATA59Y11MB_DATA58AB11MB_DATA57AC12MB_DATA56AF13MB_DATA55AF15MB_DATA54AF16MB_DATA53AC18MB_DATA52AF19MB_DATA51AD14MB_DATA50AC14MB_DATA49AE18MB_DATA48AD18MB_DATA47AD20MB_DATA46AC20MB_DATA45AF23MB_DATA44AF24MB_DATA43AF20MB_DATA42AE20MB_DATA41AD22MB_DATA40AC22MB_DATA39AE25MB_DATA38AD26MB_DATA37AA25MB_DATA36AA26MB_DATA35AE24MB_DATA34AD24MB_DATA33AA23MB_DATA32AA24MB_DATA31G24MB_DATA30G23MB_DATA29D26MB_DATA28C26MB_DATA27G26MB_DATA26G25MB_DATA25E24MB_DATA24E23MB_DATA23C24MB_DATA22B24MB_DATA21C20MB_DATA20B20MB_DATA19C25MB_DATA18D24MB_DATA17A21MB_DATA16D20MB_DATA15D18MB_DATA14C18MB_DATA13D14MB_DATA12C14MB_DATA11A20MB_DATA10A19MB_DATA9A16MB_DATA8A15MB_DATA7A13MB_DATA6D12MB_DATA5E11MB_DATA4G11MB_DATA3B14MB_DATA2A14MB_DATA1A11MB_DATA0C11
MA_DATA63 AA12MA_DATA62 AB12MA_DATA61 AA14MA_DATA60 AB14MA_DATA59 W11MA_DATA58 Y12MA_DATA57 AD13MA_DATA56 AB13MA_DATA55 AD15MA_DATA54 AB15MA_DATA53 AB17MA_DATA52 Y17MA_DATA51 Y14MA_DATA50 W14MA_DATA49 W16MA_DATA48 AD17MA_DATA47 Y18MA_DATA46 AD19MA_DATA45 AD21MA_DATA44 AB21MA_DATA43 AB18MA_DATA42 AA18MA_DATA41 AA20MA_DATA40 Y20MA_DATA39 AA22MA_DATA38 Y22MA_DATA37 W21MA_DATA36 W22MA_DATA35 AA21MA_DATA34 AB22MA_DATA33 AB24MA_DATA32 Y24MA_DATA31 H22MA_DATA30 H20MA_DATA29 E22MA_DATA28 E21MA_DATA27 J19MA_DATA26 H24MA_DATA25 F22MA_DATA24 F20MA_DATA23 C23MA_DATA22 B22MA_DATA21 F18MA_DATA20 E18MA_DATA19 E20MA_DATA18 D22MA_DATA17 C19MA_DATA16 G18MA_DATA15 G17MA_DATA14 C17MA_DATA13 F14MA_DATA12 E14MA_DATA11 H17MA_DATA10 E17
MA_DATA9 E15MA_DATA8 H15MA_DATA7 E13MA_DATA6 C13MA_DATA5 H12MA_DATA4 H11MA_DATA3 G14MA_DATA2 H14MA_DATA1 F12MA_DATA0 G12
MB_DM7AD12MB_DM6AC16MB_DM5AE22MB_DM4AB26MB_DM3E25MB_DM2A22MB_DM1B16MB_DM0A12
MB_DQS_H7AF12MB_DQS_L7AE12
MB_DQS_H6AE16MB_DQS_L6AD16
MB_DQS_H5AF21MB_DQS_L5AF22
MB_DQS_H4AC25MB_DQS_L4AC26
MB_DQS_H3F26MB_DQS_L3E26
MB_DQS_H2A24MB_DQS_L2A23
MB_DQS_H1D16MB_DQS_L1C16
MB_DQS_H0C12MB_DQS_L0B12
MA_DM7 Y13MA_DM6 AB16MA_DM5 Y19MA_DM4 AC24MA_DM3 F24MA_DM2 E19MA_DM1 C15MA_DM0 E12
MA_DQS_H7 W12MA_DQS_L7 W13
MA_DQS_H6 Y15MA_DQS_L6 W15
MA_DQS_H5 AB19MA_DQS_L5 AB20
MA_DQS_H4 AD23MA_DQS_L4 AC23
MA_DQS_H3 G22MA_DQS_L3 G21
MA_DQS_H2 C22MA_DQS_L2 C21
MA_DQS_H1 G16MA_DQS_L1 G15
MA_DQS_H0 G13MA_DQS_L0 H13
R1
1K_0402_1%
R1
1K_0402_1%
12
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
THERMDA_CPU
THERMDC_CPU
CPU_DBRDY
CPU_TDO
CPU_TMSCPU_TCK
CPU_TDICPU_TRST#
CPU_DBREQ#
HDT_RST#LDT_RST#
CPU_VDD1_FB_H
CPU_THERMTRIP#_R
VDD_NB_FB_H
CPU_VDD0_FB_L
VDD_NB_FB_LCPU_VDD1_FB_LVDD_NB_FB_HVDD_NB_FB_L
CPU_HTREF0CPU_HTREF1
CPU_TEST25_L_BYPASSCLK_L
CPU_DBRDYCPU_TMS
CPU_TEST25_H_BYPASSCLK_H
CPU_TEST19_PLLTEST0
CPU_CLKIN_SC_P
CPU_THERMTRIP#_R
LDT_RST#
H_PWRGD_CPU
LDT_STOP#
THERMDA_CPU
LDT_STOP#
THERMDC_CPUCPU_SIDCPU_SIC
CPU_LDT_REQ#
CPU_CLKIN_SC_N
CPU_VDD0_FB_H
CPU_TDICPU_TRST#CPU_TCK
CPU_DBREQ#
CPU_TDO
CPU_SVCCPU_SVD
CPU_TEST12_SCANSHIFTENB
CPU_TEST20_SCANCLK2CPU_TEST21_SCANEN
CPU_TEST24_SCANCLK1CPU_TEST22_SCANSHIFTEN
CPU_TEST29_L_FBCLKOUT_NCPU_TEST29_H_FBCLKOUT_P
CPU_TEST17_BP3CPU_TEST16_BP2
CPU_TEST14_BP0CPU_TEST15_BP1
CPU_TEST28_L_PLLCHRZ_NCPU_TEST28_H_PLLCHRZ_P
H_PWRGD_CPULDT_RST#
CPU_TEST23_TSTUPD
CPU_MEMHOT#_1.8V
CPU_LDT_REQ#
CPU_TEST27_SINGLECHAIN
CPU_PROCHOT#_1.8
CPU_TEST18_PLLTEST1
CPU_PROCHOT#_1.8
VDDIO_FB_HVDDIO_FB_L
CPU_VDD0_FB_HCPU_VDD0_FB_L
CPU_VDD1_FB_HCPU_VDD1_FB_L
CPU_TEST21_SCANEN
CPU_TEST27_SINGLECHAIN
CPU_TEST18_PLLTEST1CPU_TEST19_PLLTEST0
CPU_TEST15_BP1
CPU_TEST20_SCANCLK2
CPU_TEST22_SCANSHIFTENCPU_TEST12_SCANSHIFTENB
CPU_TEST24_SCANCLK1
CPU_TEST14_BP0
CPU_SVDCPU_SVC
SMB_EC_CK1
SMB_EC_DA1CPU_SID
CPU_SIC
CPU_TEST25_H_BYPASSCLK_H
CPU_TEST25_L_BYPASSCLK_L
CPU_TEST23_TSTUPD
SB_PWRGD
CPU_SVD CPU_SVC
H_PWRGD_CPU
LDT_RST#
LDT_STOP#
VDD_NB_FB_H VDD_NB_FB_L
CPU_VDD0_FB_HCPU_VDD0_FB_L
CPU_VDD1_FB_HCPU_VDD1_FB_L
CLK_CPU_BCLK
CLK_CPU_BCLK#
CPU_LDT_REQ#
H_THERMTRIP#
EN0
H_PROCHOT#
SMB_EC_CK1
SMB_EC_DA1
SMB_EC_DA2
SMB_EC_CK2
+3VS
+1.8V
+3VS
+1.8V
+1.2V_HT
+2.5VDDA
+2.5VS
+1.8VS
+1.8VS
+1.8VS
+1.8VS
+CPU_CORE_NB
+1.8V
+1.8V
+CPU_CORE_1
+CPU_CORE_0
+1.8V
+1.8V
+3VS
+1.8V
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
6 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
6 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
6 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
2200p change to1000p for ADT7421
Address:100_1101
HDT Connector
NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.
Address:100_1100+1.8V sense no support
0718 AMD , need check with AMD
0718 Silego -- 216 ohm
Place close to CPU wihtin 1.5"
VDDA=300mA
as short as possibleroute as differential
testpoint under package
Close to CPU
Close to CPU
9/20 SP020016900
0718 AMD --> 1K ohm
FDV301N, the Vgs is:min = 0.65VTyp = 0.85VMax = 1.5V
EC is PU to 5VALW
2.09V for Gate
250mA(+-100mV_dc,+-150mV_ac)
VDDIO_FB_H/L=10mil/10mil
VDD_NB_FB_H/L(Differentialpair)=10/5/5/5/10
CPU_VDD0_FB_H/L(Differentialpair)=10/5/5/5/10
CPU_VDD1_FB_H/L(Differentialpair)=10/5/5/5/10
CPU_TEST28_H_PLLCHRZ_P/CPU_TEST28_L_PLLCHRZ_N (85ohmDifferential pair)
CPU_TEST29_H_FBCLKOUT_P/CPU_TEST29_L_FBCLKOUT_N (85ohmDifferential pair)
CPU_THERMTRIP#_R/ENTRIP2/H_THERMTRIP#=4mil/12mil
CPU_PROCHOT#_1.8/H_PROCHOT#=4mil/12mil
CPU_LDT_REQ#=4mil/12mil
LDT_STOP#=4mil/12mil
H_PWRGD_CPU=4mil/12mil
LDT_RST#=4mil/12mil
C203900P_0402_50V7K
C203900P_0402_50V7K 1 2
R17
300_0402_5%@
R17
300_0402_5%@
12C21 3900P_0402_50V7K
C21 3900P_0402_50V7K
1 2
T43PAD T43PAD
T12PAD T12PAD
EB
C
Q3
MMBT3904_NL_SOT23-3
EB
C
Q3
MMBT3904_NL_SOT23-3
2
3 1
R21300_0402_5%
R21300_0402_5%
12
R18
2.2K_0402_5%
R18
2.2K_0402_5% 12
R15300_0402_5%
R15300_0402_5%
12
R39
220_
0402
_5%
@R
3922
0_04
02_5
%@
12
G
DSQ129
FDV301N_NL_SOT23-3
@
G
DSQ129
FDV301N_NL_SOT23-3
@
2
13
T5PAD T5PAD
R37
220_
0402
_5%
@R
3722
0_04
02_5
%@
12
R26 300_0402_5%R26 300_0402_5%1 2
T10PAD T10PAD
R175
20K_0402_5%
@R175
20K_0402_5%
@12
C27
2200P_0402_50V7K
C27
2200P_0402_50V7K1 2
R19
2.2K_0402_5%
R19
2.2K_0402_5% 12
R24 300_0402_5%@R24 300_0402_5%@1 2
C240.01U_0402_25V4Z
@
C240.01U_0402_25V4Z
@
1
2
R487 10_0402_5%
R487 10_0402_5%
1 2
R38
220_
0402
_5%
@R
3822
0_04
02_5
%@
12
R31 300_0402_5%@R31 300_0402_5%@12
R489 10_0402_5%
R489 10_0402_5%
1 2
R29 300_0402_5%@R29 300_0402_5%@12
R35 300_0402_5%@R35 300_0402_5%@12
R33 300_0402_5%@R33 300_0402_5%@12
R22 1K_0402_5%R22 1K_0402_5%1 2
R59 300_0402_5%@R59 300_0402_5%@1 2
R25 0_0402_5%R25 0_0402_5%1 2
R60 300_0402_5%@R60 300_0402_5%@12
SAMTEC_ASP-68200-07
JP3
@SAMTEC_ASP-68200-07
JP3
@
2468
101214161820222423
21191715131197531
26
R27 300_0402_5%@R27 300_0402_5%@12
R7 0_0402_5%R7 0_0402_5%1 2
C174.7U_0805_10V4Z
C174.7U_0805_10V4Z
1
2
C190.22U_0603_16V4Z
C190.22U_0603_16V4Z
1
2
R485 10_0402_5% R485 10_0402_5% 1 2
R61 300_0402_5%@R61 300_0402_5%@12
T42PAD T42PAD
T6PAD T6PAD
C230.01U_0402_25V4Z
@
C230.01U_0402_25V4Z
@
1
2
U2
ADM1032ARMZ-2REEL_MSOP8
U2
ADM1032ARMZ-2REEL_MSOP8
VDD1
ALERT# 6
THERM#4 GND 5
D+2
D-3
SCLK 8
SDATA 7
R6 0_0402_5%@R6 0_0402_5%@1 2
R13 44.2_0402_1%R13 44.2_0402_1%1 2
L1
FBM_L11_201209_300L_0805
L1
FBM_L11_201209_300L_08051 2
U1
NC7SZ08P5X_NL_SC70-5@
U1
NC7SZ08P5X_NL_SC70-5@
B 2
A 1Y4
P5
G3
JCPUD
FOX_PZ6382A-284S-41F_GRIFFINCONN@
JCPUD
FOX_PZ6382A-284S-41F_GRIFFINCONN@
VDDA1F8VDDA2F9
RESET_LB7PWROKA7LDTSTOP_LF10
SICAF4SIDAF5
HT_REF1P6HT_REF0R6
VDD0_FB_HF6VDD0_FB_LE6
VDDIO_FB_H W9VDDIO_FB_L Y9
THERMTRIP_L AF6PROCHOT_L AC7
RSVD2A5
LDTREQ_LC6
SVC A6SVD A4
RSVD6 C5RSVD4B5
RSVD1A3
CLKIN_HA9CLKIN_LA8
DBRDYG10TMSAA9TCKAC9TRST_LAD9TDIAF9
DBREQ_L E10
TDO AE9
TEST25_HE9TEST25_LE8
TEST19G9TEST18H10
RSVD8 AA7
TEST9C2
TEST17 D7TEST16 E7TEST15 F7TEST14 C7
TEST12AC8
TEST7 C3
TEST6AA6
THERMDC W7THERMDA W8
VDD1_FB_HY6VDD1_FB_LAB6
TEST29_H C9TEST29_L C8
TEST24AE7
TEST23AD7
TEST22AE8
TEST21AB8TEST20AF7
TEST28_H J7TEST28_L H8
TEST27AF8
ALERT_LAE6
TEST10 K8
TEST8 C4
RSVD3B3
RSVD5C1
VDDNB_FB_H H6VDDNB_FB_L G6
RSVD7 D5
KEY2 W18
MEMHOT_L AA8
RSVD10 H18RSVD9 H19
KEY1 M11
C26
0.1U
_040
2_16
V4Z
C26
0.1U
_040
2_16
V4Z 1
2
C939 0.1U_0402_16V4Z@C939 0.1U_0402_16V4Z@
1 2
R10 10K_0402_5%
R10 10K_0402_5%
1 2
T8PAD T8PAD
R41
300_
0402
_5%
R41
300_
0402
_5%1
2
R488 10_0402_5%
R488 10_0402_5%
1 2
R8169_0402_1%
R8169_0402_1%
12
T13PAD T13PAD
C220.01U_0402_25V4Z
@
C220.01U_0402_25V4Z
@
1
2
C18
3300P_0402_50V7K
C18
3300P_0402_50V7K
1
2
R30300_0402_5%
R30300_0402_5%
12
R486 10_0402_5% R486 10_0402_5% 1 2
R36300_0402_5%
R36300_0402_5%
12
T14PAD T14PAD
T7PAD T7PAD
G
DS
Q127FDV301N_NL_SOT23-3
@
G
DS
Q127FDV301N_NL_SOT23-3
@
2
13
+C16100U_D2_10VM
@ +C16100U_D2_10VM
@
1
2
R814
34.8K_0402_1%~N
@R814
34.8K_0402_1%~N
@12
R14 44.2_0402_1%R14 44.2_0402_1%1 2
R11 0_0402_5%@R11 0_0402_5%@1 2
R23 1K_0402_5%R23 1K_0402_5%1 2
R40
220_
0402
_5%
@R
4022
0_04
02_5
%@
12
R484 10_0402_5%
R484 10_0402_5%
1 2
R5 300_0402_5%
R5 300_0402_5%
1 2
R32 300_0402_5%@R32 300_0402_5%@12
R34 300_0402_5%@R34 300_0402_5%@12
R28 300_0402_5%R28 300_0402_5%12
R9 300_0402_5% R9 300_0402_5% 1 2
C250.01U_0402_25V4Z
@
C250.01U_0402_25V4Z
@
1
2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+0.9V
+CPU_CORE_0
+CPU_CORE_0
+CPU_CORE_0
+1.8V
+1.8V
+1.8V
+1.8V +1.8V
+0.9V
+0.9V
+CPU_CORE_NB
+1.8V
+1.8V
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_1
+CPU_CORE_NB
+CPU_CORE_1+CPU_CORE_0
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
7 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
7 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
7 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
A: Add C165 and C176to follow AMD Layoutreview recommand forEMI
Between CPU Socket and DIMM
180PF Qt'y follow the distance betweenCPU socket and DIMM0.
Under CPU Socket
Athlon 64 S1Processor Socket
Near CPU Socket
VTT decoupling.
VDD(+CPU_CORE) decoupling.
VDDIO decoupling.+CPU_CORE_NB decoupling.
C: Change to NBO CAP
C: Change to NBO CAP
Under CPU Socket
Near CPU Socket Right side.
Near CPU Socket Left side.
Near Power Supply
Athlon 64 S1Processor Socket
18A/7200mil/36vias 18A/7200mil/36vias
0.7V~1.2V, 18A/35W,10A/20W(+-25mV_dc,+-125mV_ac)
0.8V~1.1V, 3A(+-25mV_dc,+-125mV_ac)
2A(+-100mV_dc,+-150mV_ac)
VDD_dc & VDDNB_dctransient < 5us
C400.22U_0603_16V4Z
C400.22U_0603_16V4Z
1
2
C820.22U_0603_16V4Z
C820.22U_0603_16V4Z
1
2
C3222U_0805_6.3V6M
C3222U_0805_6.3V6M
1
2
C550.22U_0603_16V4Z
C550.22U_0603_16V4Z
1
2
C4622U_0805_6.3V6M
C4622U_0805_6.3V6M
1
2
C73180P_0402_50V8J
C73180P_0402_50V8J
1
2
C410.01U_0402_25V4Z
C410.01U_0402_25V4Z
1
2
C72180P_0402_50V8J
C72180P_0402_50V8J
1
2
C85180P_0402_50V8J
C85180P_0402_50V8J
1
2
C754.7U_0805_10V4Z
C754.7U_0805_10V4Z
1
2
C5222U_0805_6.3V6M
C5222U_0805_6.3V6M
1
2
C690.22U_0603_16V4Z
C690.22U_0603_16V4Z
1
2
C764.7U_0805_10V4Z
C764.7U_0805_10V4Z
1
2
+ C29330U_X_2VM_R6M
+ C29330U_X_2VM_R6M
1
2
C440.01U_0402_25V4Z
C440.01U_0402_25V4Z
1
2
C63180P_0402_50V8J
C63180P_0402_50V8J
1
2
C65180P_0402_50V8J
C65180P_0402_50V8J
1
2
C49
0.22U_0603_16V4Z
C49
0.22U_0603_16V4Z
1
2
C4722U_0805_6.3V6M
C4722U_0805_6.3V6M
1
2
+ C31330U_X_2VM_R6M
+ C31330U_X_2VM_R6M
1
2
C664.7U_0805_10V4Z
C664.7U_0805_10V4Z
1
2
C48
0.22U_0603_16V4Z
C48
0.22U_0603_16V4Z
1
2
+ C28330U_X_2VM_R6M
+ C28330U_X_2VM_R6M
1
2
C600.01U_0402_25V4Z
C600.01U_0402_25V4Z
1
2
C810.22U_0603_16V4Z
C810.22U_0603_16V4Z
1
2
C570.22U_0603_16V4Z
C570.22U_0603_16V4Z
1
2
C86180P_0402_50V8J
C86180P_0402_50V8J
1
2
JCPUF
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
JCPUF
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
VSS1AA4VSS2AA11VSS3AA13VSS4AA15VSS5AA17VSS6AA19VSS7AB2VSS8AB7VSS9AB9VSS10AB23VSS11AB25VSS12AC11VSS13AC13VSS14AC15VSS15AC17VSS16AC19VSS17AC21VSS18AD6VSS19AD8VSS20AD25VSS21AE11VSS22AE13VSS23AE15VSS24AE17VSS25AE19VSS26AE21VSS27AE23VSS28B4VSS29B6VSS30B8VSS31B9VSS32B11VSS33B13VSS34B15VSS35B17VSS36B19VSS37B21VSS38B23VSS39B25VSS40D6VSS41D8VSS42D9VSS43D11VSS44D13VSS45D15VSS46D17VSS47D19VSS48D21VSS49D23VSS50D25VSS51E4VSS52F2VSS53F11VSS54F13VSS55F15VSS56F17VSS57F19VSS58F21VSS59F23VSS60F25VSS61H7VSS62H9VSS63H21VSS64H23VSS65J4
VSS66 J6VSS67 J8VSS68 J10VSS69 J12VSS70 J14VSS71 J16VSS72 J18VSS73 K2VSS74 K7VSS75 K9VSS76 K11VSS77 K13VSS78 K15VSS79 K17VSS80 L6VSS81 L8VSS82 L10VSS83 L12VSS84 L14VSS85 L16VSS86 L18VSS87 M7VSS88 M9VSS89 AC6VSS90 M17VSS91 N4VSS92 N8VSS93 N10VSS94 N16VSS95 N18VSS96 P2VSS97 P7VSS98 P9VSS99 P11
VSS100 P17VSS101 R8VSS102 R10VSS103 R16VSS104 R18VSS105 T7VSS106 T9VSS107 T11VSS108 T13VSS109 T15VSS110 T17VSS111 U4VSS112 U6VSS113 U8VSS114 U10VSS115 U12VSS116 U14VSS117 U16VSS118 U18VSS119 V2VSS120 V7VSS121 V9VSS122 V11VSS123 V13VSS124 V15VSS125 V17VSS126 W6VSS127 Y21VSS128 Y23VSS129 N6
JCPUE
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
JCPUE
FOX_PZ6382A-284S-41F_GRIFFIN
CONN@
VDD1_25 AC4VDD1_26 AD2
VDD0_1G4VDD0_2H2VDD0_3J9VDD0_4J11VDD0_5J13
VDD0_7K6VDD0_8K10VDD0_9K12VDD0_10K14VDD0_11L4VDD0_12L7VDD0_13L9VDD0_14L11VDD0_15L13
VDD0_17M2VDD0_18M6VDD0_19M8VDD0_20M10VDD0_21N7VDD0_22N9VDD0_23N11
VDD1_1 P8VDD1_2 P10VDD1_3 R4VDD1_4 R7VDD1_5 R9VDD1_6 R11VDD1_7 T2VDD1_8 T6VDD1_9 T8
VDD1_10 T10VDD1_11 T12VDD1_12 T14VDD1_13 U7VDD1_14 U9VDD1_15 U11VDD1_16 U13
VDD1_18 V6VDD1_19 V8VDD1_20 V10VDD1_21 V12VDD1_22 V14VDD1_23 W4VDD1_24 Y2
VDD0_6J15
VDDNB_1K16
VDD0_16L15
VDDNB_2M16VDDNB_3P16VDDNB_4T16
VDD1_17 U15
VDDNB_5V16
VDDIO1H25VDDIO2J17VDDIO3K18VDDIO4K21VDDIO5K23VDDIO6K25VDDIO7L17VDDIO8M18VDDIO9M21VDDIO10M23VDDIO11M25VDDIO12N17 VDDIO13 P18
VDDIO14 P21VDDIO15 P23VDDIO16 P25VDDIO17 R17VDDIO18 T18VDDIO19 T21VDDIO20 T23VDDIO21 T25VDDIO22 U17VDDIO23 V18VDDIO24 V21VDDIO25 V23VDDIO26 V25VDDIO27 Y25
C841000P_0402_25V8J
C841000P_0402_25V8J
1
2
C62180P_0402_50V8J
C62180P_0402_50V8J
1
2
C804.7U_0805_10V4Z
C804.7U_0805_10V4Z
1
2
C3322U_0805_6.3V6M
C3322U_0805_6.3V6M
1
2
C711000P_0402_25V8J
C711000P_0402_25V8J
1
2
+ C30330U_X_2VM_R6M
+ C30330U_X_2VM_R6M
1
2
C50
180P_0402_50V8J
C50
180P_0402_50V8J
1
2
C3822U_0805_6.3V6M
C3822U_0805_6.3V6M
1
2
C744.7U_0805_10V4Z
C744.7U_0805_10V4Z
1
2
C774.7U_0805_10V4Z
C774.7U_0805_10V4Z
1
2
+ C59220U_Y_4VM
+ C59220U_Y_4VM
1
2
+ C78220U_Y_4VM@
+ C78220U_Y_4VM@
1
2
C430.22U_0603_16V4Z
C430.22U_0603_16V4Z
1
2
C5422U_0805_6.3V6M
@C5422U_0805_6.3V6M
@1
2
C3722U_0805_6.3V6M
C3722U_0805_6.3V6M
1
2
C3422U_0805_6.3V6M
C3422U_0805_6.3V6M
1
2
C831000P_0402_25V8J
C831000P_0402_25V8J
1
2
C64180P_0402_50V8J
C64180P_0402_50V8J
1
2
C5322U_0805_6.3V6M
C5322U_0805_6.3V6M
1
2
C674.7U_0805_10V4Z
C674.7U_0805_10V4Z
1
2
C610.01U_0402_25V4Z
C610.01U_0402_25V4Z
1
2
C3622U_0805_6.3V6M
C3622U_0805_6.3V6M
1
2
C3522U_0805_6.3V6M
C3522U_0805_6.3V6M
1
2
C580.22U_0603_16V4Z
C580.22U_0603_16V4Z
1
2
C45180P_0402_50V8J
C45180P_0402_50V8J
1
2
C680.22U_0603_16V4Z
C680.22U_0603_16V4Z
1
2
C794.7U_0805_10V4Z
C794.7U_0805_10V4Z
1
2
C560.22U_0603_16V4Z
C560.22U_0603_16V4Z
1
2
C42180P_0402_50V8J
C42180P_0402_50V8J
1
2
C3922U_0805_6.3V6M
C3922U_0805_6.3V6M
1
2
C701000P_0402_25V8J
C701000P_0402_25V8J
1
2
C51
180P_0402_50V8J
C51
180P_0402_50V8J
1
2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+V_DDR_MCH_REF
DDR_A_MA3
DDR_A_BS#0
DDR_A_RAS#
DDR_CS1_DIMMA#
DDR_CKE0_DIMMA
DDR_A_ODT1
DDR_A_WE#
DDR_A_D4
DDR_A_CAS# DDR_A_ODT0
DDR_CS0_DIMMA#
DDR_CKE1_DIMMA
DDR_A_D29
DDR_A_D30
DDR_A_D35
DDR_A_D26
DDR_A_D38
DDR_A_BS#0
DDR_A_D28
DDR_A_D34
DDR_A_D36DDR_A_D33
DDR_A_D31
DDR_A_D32
DDR_A_D27
DDR_A_D53
DDR_A_D46DDR_A_D43
DDR_A_D48
DDR_A_D41
DDR_A_D44
DDR_A_D50
DDR_A_D45
DDR_A_D49
DDR_A_D37
DDR_A_D55
DDR_A_D39
DDR_A_D51
DDR_A_D40
DDR_A_D47DDR_A_D42
DDR_A_D63
DDR_A_D54
DDR_A_D6
DDR_A_D14
DDR_A_D52
DDR_A_D3
DDR_A_D59DDR_A_D58
DDR_A_D9
DDR_A_D61DDR_A_D60
DDR_A_D57
DDR_A_D7
DDR_A_D8
DDR_A_D56
DDR_A_D5
DDR_A_D24
DDR_A_D23
DDR_A_D12
DDR_A_D15
DDR_A_D21
DDR_A_BS#1
DDR_A_D22
DDR_A_D16 DDR_A_D20
DDR_A_BS#2
DDR_A_D10
DDR_A_D13
DDR_A_D19DDR_A_D18
DDR_A_D17
DDR_A_D11
DDR_A_DM5
DDR_A_MA11
DDR_A_DM6
DDR_A_DM4
DDR_A_D0
DDR_A_DM7
DDR_A_D62
DDR_A_DM1
DDR_A_DM0
DDR_A_MA4
DDR_A_DM2
DDR_A_D25
DDR_A_D1
DDR_A_DM3
DDR_A_D2
DDR_A_MA8
DDR_A_MA12
DDR_A_MA14
DDR_A_MA9
DDR_A_MA10
DDR_A_DQS#0
DDR_A_MA13
DDR_A_MA1 DDR_A_MA0DDR_A_MA2
DDR_A_MA7
DDR_A_MA15
DDR_A_MA3DDR_A_MA5
DDR_A_MA6
DDR_A_DQS2
DDR_A_DQS6
DDR_A_DQS1
DDR_A_DQS0
DDR_A_DQS#6
DDR_A_DQS3DDR_A_DQS#3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS#2
DDR_A_DQS7
DDR_A_DQS#4
DDR_A_DQS#7
DDR_A_DQS#5
DDR_A_DQS#1DDR_A_MA4
DDR_A_MA12
DDR_A_MA5
DDR_A_D[0..63]
DDR_A_MA[0..15]
DDR_A_DM[0..7]
DDR_A_DQS[0..7]
DDR_A_DQS#[0..7]
+V_DDR_MCH_REF
DDR_A_MA2
DDR_A_MA8DDR_A_MA9
DDR_A_MA10DDR_A_MA1
DDR_A_MA7DDR_A_MA6
DDR_A_MA14DDR_A_MA11
DDR_A_MA15DDR_CKE1_DIMMA
DDR_A_MA0DDR_A_BS#1
DDR_A_CAS#DDR_A_WE#
DDR_CS1_DIMMA#DDR_A_ODT1
DDR_A_MA13DDR_CS0_DIMMA#
DDR_A_RAS#DDR_A_ODT0
DDR_A_BS#2DDR_CKE0_DIMMA
DDR_A_CLK0 DDR_A_CLK#0
DDR_CKE0_DIMMA
DDR_A_BS#2
DDR_A_BS#0DDR_A_WE#
DDR_A_CAS#DDR_CS1_DIMMA#
DDR_A_ODT1
DDR_A_CLK1 DDR_A_CLK#1
DDR_CS0_DIMMA#
DDR_A_ODT0
DDR_A_RAS# DDR_A_BS#1
DDR_CKE1_DIMMA
DDR_A_MA[0..15]
DDR_A_D[0..63]
DDR_A_DQS[0..7]
DDR_A_DM[0..7]
DDR_A_DQS#[0..7]
SMB_CK_DAT0SMB_CK_CLK0
+V_DDR_MCH_REF
+1.8V+1.8V
+3VS
+1.8V
+1.8V+0.9V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
8 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
8 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
8 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Cross between +1.8V and +0.9V power plan
9/20 SP07000ET00/SP07000GN00
C87 0.1U_0402_16V4Z
C87 0.1U_0402_16V4Z
1 2
C1030.1U_0402_16V4Z
C1030.1U_0402_16V4Z
1
2
C101 0.1U_0402_16V4Z
C101 0.1U_0402_16V4Z
1 2
C95
1000P_0402_25V8J
C95
1000P_0402_25V8J
1
2
C98 0.1U_0402_16V4Z
C98 0.1U_0402_16V4Z
1 2
JP4
TYCO_292527-4CONN@
JP4
TYCO_292527-4CONN@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
DQS5# 146DQS5 148
VSS 150DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SAO 198SA1 200
GND 202GND201
RP3
47_0804_8P4R_5%
RP3
47_0804_8P4R_5%
18273645
C102 0.1U_0402_16V4Z
C102 0.1U_0402_16V4Z
1 2
C99 0.1U_0402_16V4Z
C99 0.1U_0402_16V4Z
1 2
C96
0.1U_0402_16V4Z
C96
0.1U_0402_16V4Z
1
2 C97 0.1U_0402_16V4Z
C97 0.1U_0402_16V4Z
1 2
C94 0.1U_0402_16V4Z
C94 0.1U_0402_16V4Z
1 2
C91 0.1U_0402_16V4Z
C91 0.1U_0402_16V4Z
1 2
C100 0.1U_0402_16V4Z
C100 0.1U_0402_16V4Z
1 2RP6
47_0804_8P4R_5%
RP6
47_0804_8P4R_5%
18273645
R441K_0402_1%R441K_0402_1%
12
C92 0.1U_0402_16V4Z
C92 0.1U_0402_16V4Z
1 2
RP1
47_0804_8P4R_5%
RP1
47_0804_8P4R_5%
18273645
C90 0.1U_0402_16V4Z
C90 0.1U_0402_16V4Z
1 2
C89 0.1U_0402_16V4Z
C89 0.1U_0402_16V4Z
1 2
R431K_0402_1%R431K_0402_1%
12 RP4
47_0804_8P4R_5%
RP4
47_0804_8P4R_5%
18273645
RP5
47_0804_8P4R_5%
RP5
47_0804_8P4R_5%
18273645
C93 0.1U_0402_16V4Z
C93 0.1U_0402_16V4Z
1 2
RP7
47_0804_8P4R_5%
RP7
47_0804_8P4R_5%
18273645
RP2
47_0804_8P4R_5%
RP2
47_0804_8P4R_5%
18273645
C88 0.1U_0402_16V4Z
C88 0.1U_0402_16V4Z
1 2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
DDR_B_MA8DDR_B_MA9DDR_B_MA12
DDR_B_MA5
DDR_B_MA4
DDR_B_D[0..63]
DDR_B_MA[0..15]
DDR_B_DM[0..7]
DDR_B_DQS[0..7]
DDR_B_DQS#[0..7]
DDR_B_WE#DDR_B_CAS#DDR_CS1_DIMMB#DDR_B_ODT1
DDR_B_MA3DDR_B_MA1DDR_B_BS#0DDR_B_MA10
DDR_B_MA13DDR_B_ODT0DDR_B_BS#1DDR_B_RAS#
DDR_CS0_DIMMB#DDR_B_MA0DDR_B_MA2DDR_B_MA6
DDR_B_MA7DDR_B_MA11DDR_B_MA14
DDR_B_BS#2DDR_CKE0_DIMMBDDR_B_MA15DDR_CKE1_DIMMB
DDR_B_MA2
DDR_B_D7DDR_B_D6
DDR_B_DQS#4
DDR_CKE0_DIMMB
DDR_B_DM3
DDR_B_BS#1
DDR_CKE1_DIMMB
DDR_B_D28
DDR_B_D56
DDR_B_D42DDR_B_D47DDR_B_D46
DDR_B_D30
DDR_B_D16
DDR_B_D12
DDR_B_MA8
DDR_B_D26
DDR_B_DQS#2
DDR_B_DQS#1
DDR_B_DQS#0
DDR_B_D58
DDR_B_D25
DDR_B_D53
DDR_B_DM4
DDR_B_MA0
DDR_B_MA15
DDR_B_D4
DDR_B_D34
DDR_B_D8
DDR_B_D52
DDR_B_D36
DDR_B_MA4
DDR_B_D9
DDR_B_D51
DDR_B_DM5
DDR_B_WE#
DDR_B_MA9
DDR_B_D27
DDR_B_DQS2
DDR_B_D45
DDR_B_MA13
DDR_B_MA6
DDR_B_D15
DDR_B_D57
DDR_B_D43
DDR_B_D24
DDR_B_DQS0
DDR_B_D63
DDR_B_D55
DDR_B_MA11
DDR_B_DQS3
DDR_B_D32
DDR_B_D11
DDR_B_DQS1
DDR_B_DM6
DDR_B_DQS#5
DDR_CS0_DIMMB#
DDR_B_DM2
DDR_B_DM1
DDR_B_DQS6
DDR_B_MA3
DDR_B_D2
DDR_B_DQS#7
DDR_B_ODT0
DDR_B_RAS#
DDR_B_MA14
DDR_B_D31
DDR_B_D22
DDR_B_D14
DDR_B_D50
DDR_B_MA12
DDR_B_D10
DDR_B_D59
DDR_B_D48
DDR_B_D40
DDR_B_D19
DDR_B_D3
DDR_B_DQS7
DDR_B_D61
DDR_B_MA7
DDR_B_DQS#3
DDR_B_DM0
DDR_B_D13
DDR_B_D1
DDR_B_D29
DDR_B_D20
DDR_B_DM7
DDR_B_BS#0
DDR_B_D38
DDR_B_D5
DDR_B_CAS#
DDR_B_MA10
DDR_B_MA1
DDR_B_D18
DDR_B_D60
DDR_B_D54
DDR_B_D44
DDR_B_D37
DDR_B_D21
DDR_B_DQS5
DDR_B_D23
DDR_B_DQS#6
DDR_B_D49
DDR_B_D35
DDR_B_DQS4
DDR_B_MA5
DDR_B_D17
DDR_B_D62
DDR_B_D39
DDR_B_D41
DDR_B_D33
DDR_B_BS#2
DDR_B_D0
DDR_B_ODT1
DDR_CS1_DIMMB#
+V_DDR_MCH_REF
DDR_CKE0_DIMMB
DDR_B_BS#2
DDR_B_BS#0
DDR_B_CAS#
DDR_B_MA[0..15]
DDR_B_D[0..63]
DDR_B_DQS[0..7]
DDR_B_DM[0..7]
DDR_B_DQS#[0..7]
SMB_CK_DAT0
DDR_B_CLK0
DDR_B_CLK#1
DDR_B_BS#1
DDR_B_CLK1
DDR_CS0_DIMMB# DDR_B_WE#DDR_B_RAS#
DDR_B_ODT1
SMB_CK_CLK0
DDR_B_CLK#0
DDR_B_ODT0 DDR_CS1_DIMMB#
DDR_CKE1_DIMMB
+3VS
+0.9V +1.8V
+3VS
+1.8V+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
9 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
9 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
9 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Cross between +1.8V and +0.9V power plan
9/20 SP07000BZ00/SP07000EU00 DDR2 SOCKET H9.2 (REV)
RP11
47_0804_8P4R_5%
RP11
47_0804_8P4R_5%
18273645
RP14
47_0804_8P4R_5%
RP14
47_0804_8P4R_5%
18273645
C109 0.1U_0402_16V4Z
C109 0.1U_0402_16V4Z
12
RP8
47_0804_8P4R_5%
RP8
47_0804_8P4R_5%
18273645
C105 0.1U_0402_16V4Z
C105 0.1U_0402_16V4Z
12
RP10
47_0804_8P4R_5%
RP10
47_0804_8P4R_5%
18273645
RP12
47_0804_8P4R_5%
RP12
47_0804_8P4R_5%
18273645
C106 0.1U_0402_16V4Z
C106 0.1U_0402_16V4Z
1 2
C113 0.1U_0402_16V4Z
C113 0.1U_0402_16V4Z
1 2
C110 0.1U_0402_16V4Z
C110 0.1U_0402_16V4Z
1 2
C115 0.1U_0402_16V4Z
C115 0.1U_0402_16V4Z
1 2
C1190.1U_0402_16V4Z
C1190.1U_0402_16V4Z
1
2
C116 0.1U_0402_16V4Z
C116 0.1U_0402_16V4Z
12
C111 0.1U_0402_16V4Z
C111 0.1U_0402_16V4Z
12
C107 0.1U_0402_16V4Z
C107 0.1U_0402_16V4Z
1 2
C104
1000P_0402_25V8J
C104
1000P_0402_25V8J
1
2
RP13
47_0804_8P4R_5%
RP13
47_0804_8P4R_5%
18273645
C114 0.1U_0402_16V4Z
C114 0.1U_0402_16V4Z
12
C108 0.1U_0402_16V4Z
C108 0.1U_0402_16V4Z
12
JP5
FOX_AS0A426-N8RN-7FCONN@
JP5
FOX_AS0A426-N8RN-7FCONN@
VREF1VSS3DQ05DQ17VSS9DQS0#11DQS013VSS15DQ217DQ319VSS21DQ823DQ925VSS27DQS1#29DQS131VSS33DQ1035DQ1137VSS39
VSS41DQ1643DQ1745VSS47DQS2#49DQS251VSS53DQ1855DQ1957VSS59DQ2461DQ2563VSS65DM367NC69VSS71DQ2673DQ2775VSS77CKE079VDD81NC83BA285VDD87A1289A991A893VDD95A597A399A1101VDD103A10/AP105BA0107WE#109VDD111CAS#113NC/S1#115VDD117NC/ODT1119VSS121DQ32123DQ33125VSS127DQS4#129DQS4131VSS133DQ34135DQ35137VSS139DQ40141DQ41143VSS145DM5147VSS149DQ42151DQ43153VSS155DQ48157DQ49159VSS161NC,TEST163VSS165DQS6#167DQS6169VSS171DQ50173DQ51175VSS177DQ56179DQ57181VSS183DM7185VSS187DQ58189DQ59191VSS193SDA195SCL197VDDSPD199
VSS 2DQ4 4DQ5 6VSS 8DM0 10VSS 12DQ6 14DQ7 16VSS 18
DQ12 20DQ13 22
VSS 24DM1 26VSS 28CK0 30
CK0# 32VSS 34
DQ14 36DQ15 38
VSS 40
VSS 42DQ20 44DQ21 46
VSS 48NC 50
DM2 52VSS 54
DQ22 56DQ23 58
VSS 60DQ28 62DQ29 64
VSS 66DQS3# 68
DQS3 70VSS 72
DQ30 74DQ31 76
VSS 78NC/CKE1 80
VDD 82NC/A15 84NC/A14 86
VDD 88A11 90
A7 92A6 94
VDD 96A4 98A2 100A0 102
VDD 104BA1 106
RAS# 108S0# 110
VDD 112ODT0 114
NC/A13 116VDD 118
NC 120VSS 122
DQ36 124DQ37 126
VSS 128DM4 130VSS 132
DQ38 134DQ39 136
VSS 138DQ44 140DQ45 142
VSS 144DQS5# 146
DQS5 148VSS 150
DQ46 152DQ47 154
VSS 156DQ52 158DQ53 160
VSS 162CK1 164
CK1# 166VSS 168DM6 170VSS 172
DQ54 174DQ55 176
VSS 178DQ60 180DQ61 182
VSS 184DQS7# 186
DQS7 188VSS 190
DQ62 192DQ63 194
VSS 196SA0 198SA1 200
VSS
201
VSS
202
RP9
47_0804_8P4R_5%
RP9
47_0804_8P4R_5%
18273645
C112 0.1U_0402_16V4Z
C112 0.1U_0402_16V4Z
1 2
C117 0.1U_0402_16V4Z
C117 0.1U_0402_16V4Z
1 2C118 0.1U_0402_16V4Z
C118 0.1U_0402_16V4Z
12
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
H_CADIN0H_CADIP1H_CADIN1
RXCALRPRXCALRN
H_CADIN2H_CADIP2
H_CADIN3H_CADIP3
TXCALRPTXCALRN
H_CTLIN0H_CTLIP0
H_CTLON0
H_CADIN4H_CADIP4
H_CADIN5H_CADIP5
H_CADIN6H_CADIP6
H_CADIN7H_CADIP7
H_CADIN8H_CADIP8
H_CADIN9H_CADIP9
H_CADIN10H_CADIP10
H_CTLOP0
H_CADIP11H_CADIN11H_CADIP12H_CADIN12
H_CADIN13H_CADIP13
H_CADIN14H_CADIP14
H_CADIN15H_CADIP15
H_CADOP0H_CADON0H_CADOP1H_CADON1
H_CTLIP1H_CTLIN1
H_CADON2
H_CTLOP1
H_CADOP2
H_CTLON1
H_CADOP3H_CADON3
H_CADON4H_CADOP4
H_CADOP5H_CADON5H_CADOP6H_CADON6H_CADOP7H_CADON7
H_CADOP15H_CADON15
H_CADOP14H_CADON14
H_CADOP13H_CADON13
H_CADOP12H_CADON12
H_CADOP11H_CADON11
H_CADON10H_CADOP10H_CADON9H_CADOP9
H_CADOP8H_CADON8
H_CADIP0
PCIE_ITX_PRX_P1PCIE_ITX_PRX_N1PCIE_ITX_PRX_P2PCIE_ITX_PRX_N2PCIE_ITX_PRX_P3PCIE_ITX_PRX_N3
CALRP
SB_TX2P_CSB_TX2N_CSB_TX3P_CSB_TX3N_C
SB_TX0P_CSB_TX0N_CSB_TX1P_C
H_CADIN[0..15]
H_CADIP[0..15]H_CADOP[0..15]
H_CADON[0..15]
CALRN
SB_TX1N_C
PCIE_MTX_C_GRX_P8PCIE_MTX_C_GRX_N8PCIE_MTX_GRX_N8
PCIE_MTX_GRX_P8
PCIE_MTX_C_GRX_P9PCIE_MTX_C_GRX_N9
PCIE_MTX_GRX_P9PCIE_MTX_GRX_N9
PCIE_MTX_C_GRX_N10PCIE_MTX_C_GRX_P10PCIE_MTX_GRX_P10
PCIE_MTX_GRX_N10
PCIE_MTX_C_GRX_N11PCIE_MTX_C_GRX_P11
PCIE_MTX_GRX_N11PCIE_MTX_GRX_P11
PCIE_MTX_C_GRX_N12PCIE_MTX_C_GRX_P12
PCIE_MTX_GRX_P12PCIE_MTX_GRX_N12
PCIE_MTX_C_GRX_P13PCIE_MTX_C_GRX_N13PCIE_MTX_GRX_N13
PCIE_MTX_GRX_P13
PCIE_MTX_C_GRX_N14PCIE_MTX_C_GRX_P14
PCIE_MTX_GRX_N14PCIE_MTX_GRX_P14
PCIE_MTX_C_GRX_P15PCIE_MTX_C_GRX_N15PCIE_MTX_GRX_N15
PCIE_MTX_GRX_P15
PCIE_MTX_C_GRX_N0PCIE_MTX_C_GRX_P0PCIE_MTX_GRX_P0
PCIE_MTX_GRX_N0PCIE_MTX_C_GRX_P1PCIE_MTX_C_GRX_N1PCIE_MTX_GRX_N1
PCIE_MTX_GRX_P1
PCIE_MTX_C_GRX_N2PCIE_MTX_C_GRX_P2
PCIE_MTX_GRX_N2PCIE_MTX_GRX_P2
PCIE_MTX_C_GRX_N3PCIE_MTX_C_GRX_P3PCIE_MTX_GRX_N3
PCIE_MTX_GRX_P3
PCIE_MTX_C_GRX_P4PCIE_MTX_C_GRX_N4
PCIE_MTX_GRX_P4PCIE_MTX_GRX_N4
PCIE_MTX_C_GRX_P5PCIE_MTX_C_GRX_N5PCIE_MTX_GRX_N5
PCIE_MTX_GRX_P5
PCIE_MTX_C_GRX_N6PCIE_MTX_C_GRX_P6PCIE_MTX_GRX_N6
PCIE_MTX_GRX_P6
PCIE_MTX_C_GRX_N7PCIE_MTX_C_GRX_P7PCIE_MTX_GRX_N7
PCIE_MTX_GRX_P7
PCIE_MTX_C_GRX_P[0..15]
PCIE_MTX_C_GRX_N[0..15]
PCIE_GTX_C_MRX_N0PCIE_GTX_C_MRX_P0
PCIE_GTX_C_MRX_N1PCIE_GTX_C_MRX_P1
PCIE_GTX_C_MRX_N15
PCIE_GTX_C_MRX_N2PCIE_GTX_C_MRX_P2
PCIE_GTX_C_MRX_N3PCIE_GTX_C_MRX_P3
PCIE_GTX_C_MRX_P4PCIE_GTX_C_MRX_N4
PCIE_GTX_C_MRX_N5PCIE_GTX_C_MRX_P5
PCIE_GTX_C_MRX_P6PCIE_GTX_C_MRX_N6
PCIE_GTX_C_MRX_P7PCIE_GTX_C_MRX_N7PCIE_GTX_C_MRX_P8PCIE_GTX_C_MRX_N8PCIE_GTX_C_MRX_P9PCIE_GTX_C_MRX_N9PCIE_GTX_C_MRX_P10PCIE_GTX_C_MRX_N10
PCIE_GTX_C_MRX_N11PCIE_GTX_C_MRX_P11
PCIE_GTX_C_MRX_N12PCIE_GTX_C_MRX_P12
PCIE_GTX_C_MRX_N13PCIE_GTX_C_MRX_P13
PCIE_GTX_C_MRX_N14PCIE_GTX_C_MRX_P14
PCIE_GTX_C_MRX_P15
PCIE_GTX_C_MRX_N[0..15]
PCIE_GTX_C_MRX_P[0..15]
H_CLKIN0 H_CLKIP0
H_CTLIN0 H_CTLIP0
H_CLKON0H_CLKOP0
H_CLKOP1H_CLKON1
H_CTLOP0H_CTLON0
H_CLKIN1 H_CLKIP1
H_CTLIN1 H_CTLIP1 H_CTLOP1
H_CTLON1
PCIE_ITX_C_PRX_N1 PCIE_ITX_C_PRX_P1
PCIE_ITX_C_PRX_P2 PCIE_ITX_C_PRX_N2 PCIE_ITX_C_PRX_P3 PCIE_ITX_C_PRX_N3
PCIE_PTX_C_IRX_P1PCIE_PTX_C_IRX_N1
PCIE_PTX_C_IRX_P3PCIE_PTX_C_IRX_N3
PCIE_PTX_C_IRX_P2PCIE_PTX_C_IRX_N2
H_CADIP[0..15]
H_CADON[0..15] H_CADIN[0..15]
H_CADOP[0..15]
SB_RX1PSB_RX1N
SB_RX0PSB_RX0N
SB_TX0P
SB_TX1N
SB_TX0N SB_TX1P
SB_RX3PSB_RX3N
SB_RX2PSB_RX2N
SB_TX2P SB_TX2N
SB_TX3N SB_TX3P
PCIE_MTX_C_GRX_P[0..15]
PCIE_MTX_C_GRX_N[0..15]
PCIE_GTX_C_MRX_P[0..15]
PCIE_GTX_C_MRX_N[0..15]
+1.1VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
10 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
10 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
10 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
LAN10/100
WLAN
New Card(delete)
CardReader
DP0GFX_TX0,TX1,TX2 and TX3
RS780M Display Port Support (muxed on GFX)
DP1GFX_TX4,TX5,TX6 and TX7
AUX0 and HPD0
AUX1 and HPD1
TV Tuner(delete)
SA00001ZG00(A11) S IC 216-0674001-00/RS780M FCBGA528P 0FH
Polarity inversion
Polarity inversion
Polarity inversion
CALRP/N=W/S=5mil/10milPlace them close to NB within 1"
RXCALRP/N=W/S=5mil/10milPlace them close to NB within 1" Place them close to NB within 1"
TXCALRP/N=W/S=5mil/10mil
SA00001ZG20(A12) S IC 216-0674008-00 A12 RS780M FCBGA 0FH
SA00002DT10(A12) S IC 215-0674024 A12 RX781 FCBGA528P 0FH
C164 0.1U_0402_16V7K C164 0.1U_0402_16V7K 1 2
C156 0.1U_0402_16V7K C156 0.1U_0402_16V7K 1 2
PART 1 OF 6
HYP
ER T
RA
NSP
OR
T C
PU I/
F
U3A
RS780M_FCBGA528
PART 1 OF 6
HYP
ER T
RA
NSP
OR
T C
PU I/
F
U3A
RS780M_FCBGA528
HT_RXCAD15PU19HT_RXCAD15NU18
HT_RXCAD14PU20HT_RXCAD14NU21
HT_RXCAD13PV21HT_RXCAD13NV20
HT_RXCAD12PW21HT_RXCAD12NW20
HT_RXCAD11PY22HT_RXCAD11NY23
HT_RXCAD10PAA24HT_RXCAD10NAA25
HT_RXCAD9PAB25HT_RXCAD9NAB24
HT_RXCAD8PAC24HT_RXCAD8NAC25
HT_RXCAD7PN24HT_RXCAD7NN25
HT_RXCAD6PP25HT_RXCAD6NP24
HT_RXCAD5PP22HT_RXCAD5NP23
HT_RXCAD4PT25HT_RXCAD4NT24
HT_RXCAD3PU24HT_RXCAD3NU25
HT_RXCAD2PV25HT_RXCAD2NV24
HT_RXCAD1PV22HT_RXCAD1NV23
HT_RXCAD0PY25HT_RXCAD0NY24
HT_RXCLK1PAB23HT_RXCLK1NAA22
HT_RXCLK0PT22HT_RXCLK0NT23
HT_RXCTL0PM22HT_RXCTL0NM23HT_RXCTL1PR21HT_RXCTL1NR20
HT_RXCALPC23HT_RXCALNA24
HT_TXCAD15P P18HT_TXCAD15N M18
HT_TXCAD14P M21HT_TXCAD14N P21
HT_TXCAD13P M19HT_TXCAD13N L18
HT_TXCAD12P L19HT_TXCAD12N J19
HT_TXCAD11P J18HT_TXCAD11N K17
HT_TXCAD10P J20HT_TXCAD10N J21
HT_TXCAD9P G20HT_TXCAD9N H21
HT_TXCAD8P F21HT_TXCAD8N G21
HT_TXCAD7P K23HT_TXCAD7N K22
HT_TXCAD6P K24HT_TXCAD6N K25
HT_TXCAD5P J25HT_TXCAD5N J24
HT_TXCAD4P H23HT_TXCAD4N H22
HT_TXCAD3P F23HT_TXCAD3N F22
HT_TXCAD2P F24HT_TXCAD2N F25
HT_TXCAD1P E24HT_TXCAD1N E25
HT_TXCAD0P D24HT_TXCAD0N D25
HT_TXCLK1P L21HT_TXCLK1N L20
HT_TXCLK0P H24HT_TXCLK0N H25
HT_TXCTL0P M24HT_TXCTL0N M25HT_TXCTL1P P19HT_TXCTL1N R18
HT_TXCALP B24HT_TXCALN B25
C123 0.1U_0402_16V7KC123 0.1U_0402_16V7K1 2
C165 0.1U_0402_16V7K C165 0.1U_0402_16V7K 1 2
C122 0.1U_0402_16V7KC122 0.1U_0402_16V7K1 2
C149 0.1U_0402_16V7KC149 0.1U_0402_16V7K1 2
C134 0.1U_0402_16V7KC134 0.1U_0402_16V7K1 2
C148 0.1U_0402_16V7KC148 0.1U_0402_16V7K1 2
R58 301_0402_1%R58 301_0402_1%1 2
C120 0.1U_0402_16V7KC120 0.1U_0402_16V7K1 2
C166 0.1U_0402_16V7K C166 0.1U_0402_16V7K 1 2
C136 0.1U_0402_16V7KC136 0.1U_0402_16V7K1 2C137 0.1U_0402_16V7KC137 0.1U_0402_16V7K1 2
C141 0.1U_0402_16V7KC141 0.1U_0402_16V7K1 2
C150 0.1U_0402_16V7KC150 0.1U_0402_16V7K1 2
C124 0.1U_0402_16V7KC124 0.1U_0402_16V7K1 2
C143 0.1U_0402_16V7KC143 0.1U_0402_16V7K1 2
C130 0.1U_0402_16V7KC130 0.1U_0402_16V7K1 2
C121 0.1U_0402_16V7KC121 0.1U_0402_16V7K1 2
C132 0.1U_0402_16V7KC132 0.1U_0402_16V7K1 2
C155 0.1U_0402_16V7K C155 0.1U_0402_16V7K 1 2
C129 0.1U_0402_16V7KC129 0.1U_0402_16V7K1 2
C162 0.1U_0402_16V7K C162 0.1U_0402_16V7K 1 2
C142 0.1U_0402_16V7KC142 0.1U_0402_16V7K1 2
R55 1.27K_0402_1% R55 1.27K_0402_1% 1 2
R57301_0402_1% R57301_0402_1% 1 2
C145 0.1U_0402_16V7KC145 0.1U_0402_16V7K1 2
C167 0.1U_0402_16V7K C167 0.1U_0402_16V7K 1 2
C126 0.1U_0402_16V7KC126 0.1U_0402_16V7K1 2
C154 0.1U_0402_16V7K C154 0.1U_0402_16V7K 1 2
R56 2K_0402_1% R56 2K_0402_1% 1 2
C127 0.1U_0402_16V7KC127 0.1U_0402_16V7K1 2
C131 0.1U_0402_16V7KC131 0.1U_0402_16V7K1 2
C146 0.1U_0402_16V7KC146 0.1U_0402_16V7K1 2
C140 0.1U_0402_16V7KC140 0.1U_0402_16V7K1 2
C169 0.1U_0402_16V7K C169 0.1U_0402_16V7K 1 2
PART 2 OF 6
PCIE
I/F
GFX
PCIE I/F GPP
PCIE I/F SB
U3B
RS780M_FCBGA528
PART 2 OF 6
PCIE
I/F
GFX
PCIE I/F GPP
PCIE I/F SB
U3B
RS780M_FCBGA528
SB_TX3P AD5SB_TX3N AE5
GPP_TX2P AA2GPP_TX2N AA1GPP_TX3P Y1GPP_TX3N Y2
SB_RX3PW5SB_RX3NY5
GPP_RX2PAD1GPP_RX2NAD2GPP_RX3PV5GPP_RX3NW6
SB_TX0P AD7SB_TX0N AE7SB_TX1P AE6SB_TX1N AD6
SB_RX0PAA8SB_RX0NY8SB_RX1PAA7SB_RX1NY7
PCE_CALRP(PCE_BCALRP) AC8PCE_CALRN(PCE_BCALRN) AB8
SB_TX2N AC6SB_RX2PAA5SB_RX2NAA6
SB_TX2P AB6
GPP_RX0PAE3GPP_RX0NAD4GPP_RX1PAE2GPP_RX1NAD3
GPP_TX0P AC1GPP_TX0N AC2GPP_TX1P AB4GPP_TX1N AB3
GFX_RX0PD4GFX_RX0NC4GFX_RX1PA3GFX_RX1NB3GFX_RX2PC2GFX_RX2NC1GFX_RX3PE5GFX_RX3NF5GFX_RX4PG5GFX_RX4NG6GFX_RX5PH5GFX_RX5NH6GFX_RX6PJ6GFX_RX6NJ5GFX_RX7PJ7GFX_RX7NJ8GFX_RX8PL5GFX_RX8NL6GFX_RX9PM8GFX_RX9NL8GFX_RX10PP7GFX_RX10NM7GFX_RX11PP5GFX_RX11NM5GFX_RX12PR8GFX_RX12NP8GFX_RX13PR6GFX_RX13NR5GFX_RX14PP4GFX_RX14NP3GFX_RX15PT4GFX_RX15NT3
GFX_TX0P A5GFX_TX0N B5GFX_TX1P A4GFX_TX1N B4GFX_TX2P C3GFX_TX2N B2GFX_TX3P D1GFX_TX3N D2GFX_TX4P E2GFX_TX4N E1GFX_TX5P F4GFX_TX5N F3GFX_TX6P F1GFX_TX6N F2GFX_TX7P H4GFX_TX7N H3GFX_TX8P H1GFX_TX8N H2GFX_TX9P J2GFX_TX9N J1
GFX_TX10P K4GFX_TX10N K3GFX_TX11P K1GFX_TX11N K2GFX_TX12P M4GFX_TX12N M3GFX_TX13P M1GFX_TX13N M2GFX_TX14P N2GFX_TX14N N1GFX_TX15P P1GFX_TX15N P2
GPP_TX4P Y4GPP_TX4N Y3GPP_TX5P V1GPP_TX5N V2
GPP_RX4PU5GPP_RX4NU6GPP_RX5PU8GPP_RX5NU7
C157 0.1U_0402_16V7K C157 0.1U_0402_16V7K 1 2
C139 0.1U_0402_16V7KC139 0.1U_0402_16V7K1 2
C168 0.1U_0402_16V7K C168 0.1U_0402_16V7K 1 2
C159 0.1U_0402_16V7K C159 0.1U_0402_16V7K 1 2
C125 0.1U_0402_16V7KC125 0.1U_0402_16V7K1 2
C147 0.1U_0402_16V7KC147 0.1U_0402_16V7K1 2
C144 0.1U_0402_16V7KC144 0.1U_0402_16V7K1 2
C151 0.1U_0402_16V7KC151 0.1U_0402_16V7K1 2
C138 0.1U_0402_16V7KC138 0.1U_0402_16V7K1 2
C135 0.1U_0402_16V7KC135 0.1U_0402_16V7K1 2
C133 0.1U_0402_16V7KC133 0.1U_0402_16V7K1 2
C163 0.1U_0402_16V7K C163 0.1U_0402_16V7K 1 2
C158 0.1U_0402_16V7K C158 0.1U_0402_16V7K 1 2
C128 0.1U_0402_16V7KC128 0.1U_0402_16V7K1 2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+VDDA18HTPLL
NB_RESET#NB_PWRGD
NB_ALLOW_LDTSTOPNB_LDTSTOP#
+VDDA18PCIEPLL
NB_LDTSTOP#
NB_ALLOW_LDTSTOP
NB_PWRGD
NBGFX_CLKNBGFX_CLK#
CLK_SBLINK_BCLKCLK_SBLINK_BCLK#
CLK_NBHTCLK_NBHT#
PLT_RST#
AUX_CAL
SUS_STAT# SUS_STAT_R#
NB_OSC_14.318M
LDT_STOP#
CPU_LDT_REQ#
+3VS
+1.8VS
+1.8VS
+1.1VS
+1.8VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
11 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
11 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
11 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
flash issue check IALAA
Strap pin
NB temp to SB
Strap pin
Install when SB700 A12 use
+VDDA18HTPLL=W/S=20/10mil
+VDDA18PCIEPLL=W/S=20/10mil
L10
BLM18PG121SN1D_0603
L10
BLM18PG121SN1D_0603
1 2
R844.7K_0402_5%
@R844.7K_0402_5%
@
12
R71150_0402_1%
R71150_0402_1%
1 2
R77 0_0402_5%
R77 0_0402_5%
1 2
R1171 0_0402_5%
R1171 0_0402_5%
12
R88 10K_0402_5% R88 10K_0402_5%
12
R801.8K_0402_5%
R801.8K_0402_5%
1 2
L11
BLM18PG121SN1D_0603
L11
BLM18PG121SN1D_0603
1 2
C1802.2U_0603_6.3V4Z
C1802.2U_0603_6.3V4Z
1
2
R1170 0_0402_5%
R1170 0_0402_5%
12
C179
2.2U_0603_6.3V4Z
C179
2.2U_0603_6.3V4Z
1
2
PART 3 OF 6
PM
CLO
CK
sPL
L PW
R
MIS.
CR
T/TV
OU
TLV
TM
U3C
RS780M_FCBGA528
PART 3 OF 6
PM
CLO
CK
sPL
L PW
R
MIS.
CR
T/TV
OU
TLV
TM
U3C
RS780M_FCBGA528
VDDA18HTPLLH17
SYSRESETbD8POWERGOODA10LDTSTOPbC10ALLOW_LDTSTOPC12
REFCLK_P/OSCIN(OSCIN)E11
PLLVDD(NC)A12
HPD(NC) D10DDC_CLK0/AUX0P(NC)A8DDC_DATA0/AUX0N(NC)B8
THERMALDIODE_P AE8THERMALDIODE_N AD8
I2C_CLKB9
STRP_DATAB10
GFX_REFCLKPT2GFX_REFCLKNT1
GPP_REFCLKPU1GPP_REFCLKNU2
PLLVDD18(NC)D14PLLVSS(NC)B12
TXOUT_L0P(NC) A22TXOUT_L0N(NC) B22TXOUT_L1P(NC) A21TXOUT_L1N(NC) B21TXOUT_L2P(NC) B20
TXOUT_L2N(DBG_GPIO0) A20TXOUT_L3P(NC) A19
TXOUT_U0P(NC) B18
TXOUT_L3N(DBG_GPIO2) B19
TXOUT_U0N(NC) A18TXOUT_U1P(PCIE_RESET_GPIO3) A17TXOUT_U1N(PCIE_RESET_GPIO2) B17
TXOUT_U2P(NC) D20TXOUT_U2N(NC) D21
TXOUT_U3P(PCIE_RESET_GPIO5) D18TXOUT_U3N(NC) D19
TXCLK_LP(DBG_GPIO1) B16TXCLK_LN(DBG_GPIO3) A16
TXCLK_UP(PCIE_RESET_GPIO4) D16TXCLK_UN(PCIE_RESET_GPIO1) D17
VDDLTP18(NC) A13VSSLTP18(NC) B13
C_Pr(DFT_GPIO5)E17Y(DFT_GPIO2)F17COMP_Pb(DFT_GPIO4)F15
RED(DFT_GPIO0)G18
TMDS_HPD(NC) D9I2C_DATAA9
TESTMODE D13
HT_REFCLKNC24HT_REFCLKPC25
SUS_STAT#(PWM_GPIO5) D12
GREEN(DFT_GPIO1)E18
BLUE(DFT_GPIO3)E19
DAC_VSYNC(PWM_GPIO6)B11DAC_HSYNC(PWM_GPIO4)A11
DAC_RSET(PWM_GPIO1)G14
AVDD1(NC)F12AVDD2(NC)E12
REDb(NC)G17
GREENb(NC)F18
AVDDDI(NC)F14AVSSDI(NC)G15AVDDQ(NC)H15AVSSQ(NC)H14
VDDLT18_2(NC) B15VDDLT33_1(NC) A14VDDLT33_2(NC) B14
VSSLT1(VSS) C14VSSLT2(VSS) D15
VDDLT18_1(NC) A15
VSSLT3(VSS) C16VSSLT4(VSS) C18VSSLT5(VSS) C20
LVDS_DIGON(PCE_TCALRP) E9LVDS_BLON(PCE_RCALRP) F7
LVDS_ENA_BL(PWM_GPIO2) G12
VSSLT6(VSS) E20
VDDA18PCIEPLL1D7VDDA18PCIEPLL2E7
BLUEb(NC)F19
AUX_CAL(NC)C8
GPPSB_REFCLKP(SB_REFCLKP)V4GPPSB_REFCLKN(SB_REFCLKN)V3
DDC_DATA1/AUX1N(NC)A7DDC_CLK1/AUX1P(NC)B7
DAC_SCL(PCE_RCALRN)F8DAC_SDA(PCE_TCALRN)E8
REFCLK_N(PWM_GPIO3)F11
VSSLT7(VSS) C22
RSVDG11
R874.7K_0402_5%
@R874.7K_0402_5%
@
12
R72150_0402_1%
R72150_0402_1%
1 2
R371 300_0402_5%R371 300_0402_5%1 2
R66 0_0402_5% R66 0_0402_5% 1 2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
+1.8VS+1.1VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
12 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
12 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
401568 FSCHEMATIC MB A4112
Custom
12 54Friday, February 13, 2009
2007/10/11 200810/11Compal Electronics, Inc.
+1.8VS=W/S=20/10mil For Memory PLL power+1.1VS=W/S=20/10mil For Memory PLL power
SBD_MEM/DVO_I/F
PAR 4 OF 6U3D
RS780M_FCBGA528
SBD_MEM/DVO_I/F
PAR 4 OF 6U3D
RS780M_FCBGA528
MEM_A0(NC)AB12MEM_A1(NC)AE16MEM_A2(NC)V11MEM_A3(NC)AE15MEM_A4(NC)AA12MEM_A5(