Upload File

mips alu. building from the adder to alu alu – arithmetic logic unit, does the major calculations...

  • Home
  • Documents
  • MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –
28
MIPS ALU

Upload: rosamond-scott

Post on 18-Jan-2016

225 views

Category:

Documents


1 download

Report

Tags:

TRANSCRIPT

Page 1: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

MIPS ALU

Page 2: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Building from the adder to ALU

• ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And– Or– Sub– …

• In MIPS, the ALU takes two 32-bit inputs and produces one 32-bit output, plus some additional signals

• Add is only one of the functions, and in this lecture, we are going to see how an full ALU is designed

Page 3: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

ALU

Page 4: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Review

• 1-bit full adder

Page 5: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

32-bit adder

Page 6: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Building 32-bit ALU with 1-bit ALU

• Build 32-bit ALU with 1-bit ALU. • Deal with the easy ones first – “and” and “or”

Page 7: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

And and Or operations

• And

ab

And result

• Or

ab

Or result

Page 8: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Putting them together

• Sometimes the instruction is add, sometimes it is or, sometimes is and, how to “put them together?”

• In MIPS instructions, there are many fields: op, funct, rs, rt, rd, shamt…

Page 9: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Putting them together

• Just do everything (add, and, or) and then select one AS the output with a selector.

Page 10: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Subtraction?

• How to implement subtraction?

Page 11: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

11

Subtraction• Using two’s complement representation, we

can implement subtraction through addition

• The reason is that a negative number -b in 2’s complement is actually 2n-b. So if you do a+2n-b and take only the lower n bits, it becomes a-b because 2n is a one bit at bit n (bit indices are 0,1,2,…, n-1, n).

• What do we need to add to the ALU we have in order to be able to perform subtraction?

Page 12: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

12

1-Bit ALU That can Do Subtraction

• To do a-b, three things:1. Invert every bit of b.2. Add 1.3. Add with a.

• So, if it is a subtraction, invert the second operand, set the CarryIn of the last one-bit full adder to be 1, then select the adder output.

Page 13: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Subtraction

• Notice that every time we want the ALU to subtract, we set both CarryIn and Binvert to 1. For add or logical operations, we want both control lines to be 0. We can therefore simplify control of the ALU by combining the CarryIn and Binvert to a single control line called Bnegate.

Page 14: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

14

Supporting Branch Instructions• We need to be able to test if two numbers are the

same

Page 15: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

15

Supporting Set Less Than

• Set less than instruction produces 1 if rs < rt, and 0 otherwise– It needs to set all but the least significant bit to 0– The least significant bit is set according to the

comparison• Which can be done using subtraction

• That is, do a subtraction, check the sign bit (bit 31).

Page 16: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

16

Complication• If we only use the sign bit of the adder, sometimes we

will be wrong– For the following example (using 4 bits only), we have

– Then we have , which is clearly wrongtenten 67

Page 17: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Overflow

• The problem is that sometimes we have overflow. – If we have only 4 bits, a number greater than 7 or

a number less than -8 will cause an overflow because it cannot be represented in 4 bits.

– In the previous example, -7-6=-13, overflow.

Page 18: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Dealing with overflow

• Overflow happens when the two numbers are of the same sign. – If they are of different signs, the addition result

will be less than the larger one (the absolute value) and should be still within the range, assuming the two original numbers are within the range.

Page 19: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

19

Overflow DetectionOne way to detect overflow is to check whether the sign bit is consistent with the sign of the inputs when the two inputs are of the same sign – if you added two positive numbers and got a negative number, something is wrong, and vice versa.

Page 20: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Dealing with overflow

• For two positive numbers, after the addition, – The carryout of ALU31 must be 0, because in 2’s

complement, positive numbers go from 000…1 to 011..1. The largest number is 011…1 and adding two 011…1 will lead to 111…10, the carry out is still 0.

– if no overflow, the sign bit (bit 31) should be 0, because the result is a positive number.

– If overflowed, the sign bit (bit 31) will be 1, caused by a carryin to ALU31.

Page 21: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Dealing with overflow

• For two negative numbers, after the addition, – The carryout of ALU31 must be 1, because in 2’s

complement, negative numbers go from 100…0 to 111..1. Even if you are just adding two 100…0, you will have 1000…00, the carry out is 1.

– if no overflow, the sign bit (bit 31) should be 1, because the result is a negative number.

– If overflowed, the sign bit (bit 31) will be 0, caused by having no carryin to ALU31.

Page 22: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

22

Overflow Detection• So, we can detect the overflow by checking if the

CarryIn and CarryOut of the most significant bit are different

Page 23: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

23

Overflow• The sign bit is correct if there is no overflow• If there is overflow, the sign bit will be wrong and

needs to be inverted

Page 24: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

24

32-bit ALU that Supports Set Less Than

Page 25: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Final 32-Bit ALU

Page 26: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

26

Final 32-Bit ALU• ALU control lines are 1-bit Ainvert line, 1-bit

Bnegate line, and 2-bit operation lines

Page 27: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

27

ALU Symbol

Page 28: MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –

Midterm Statistics


ELT-217, Experiment AD-4: ADDERS and ALU - donwade.us · Construct an adder able to add two 2-bit numbers from a half-adder and a full adder built using only XOR and NAND gates. Your

Beyond the Hype: MIPS® - the Processor for MCUs · ARM has carried forward aspects of its legacy archi- ... • The MIPS architecture primarily executes single ... all ALU and shift

Design of Arithmetic Logic Unit (ALU) using Modified QCA Adder · Design of Arithmetic Logic Unit (ALU) using Modified QCA Adder ... Full adder, ALU. ... and passes it to the Full

MIPS Architecture Arithmetic/Logic Instructions ALU Design – Chapter 4 By N. Guydosh 2/17/04

Advanced ALU Lecture 5 CS365. D. Barbara Advanced ALU CS465 F08 2 RoadMap Implementation of MIPS ALU Signed and unsigned numbers (Section 3.2) Addition

CDA 3101 Fall 2013 Introduction to Computer Organization The Arithmetic Logic Unit (ALU) and MIPS ALU Support 20 September 2013

1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures

inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structurescs61c/fa04/lectures/L26-dg-singlecpu.pdf · Verilog ALU for MIPS Interpreter (1/3) // Behavioral model of ALU: // 8 functions

M3 – ALU Design - bt.nitk.ac.inbt.nitk.ac.in/c/17b/co200/notes/M3-2.ALU-Design.pdfModule Outline Integer Arithmetic – Adder, Subtractor, Multiplier, Divider Arithmetic and Logical

Computer Architecture ECE 361 Lecture 5: The Design Process & ALU … · A 4-bit ALU ° 1-bit ALU 4-bit ALU A B 1-bit Full Adder CarryOut Mux CarryIn Result A0 B0 1-bit ALU Result0

The Arithmetic Logic Unit (ALU) and MIPS ALU Support 20 September 2013

Chapter 6-1 ALU, Adder and Subtractor Simple ALU Simple ALU Adder Adder Subtractor Subtractor Next Lecture Next Lecture Multiplier Divider Floating

MIPS Integer ALU Requirements - Muhammad Shaaban's …meseec.ce.rit.edu/eecc550-winter2001/550-1-31-2002.pdf · MIPS Integer ALU Requirements 00 add 01 addU 02 sub 03 ... 1-bit carry,

Further Details Contact: A. Vinay 9030333433, … · Implementation of 4x4 Vedic Multiplier using Carry Save Adder in ... Low Power 8-bit ALU Design Using Full Adder and ... PROJECT

Design of the ALU Adder, Logic, and the Control Unit 1 of 23 Design of the ALU Adder, Logic, and the Control Unit This lecture will finish our look at the CPU and ALU of the computer

A Novel Approach for Design of 16-Bit Arithmetic Logic Unit (ALU) … · 2016-08-09 · Page 523 A Novel Approach for Design of 16-Bit Arithmetic Logic Unit (ALU) With Proposed Adder

Organisasi Dasar MIPS · Sli l k hil hitSelain mengeluarkan hasil penghitungan (ALU Result)ALU juga mengeluarkan zero flag Zero flagdigunakan sebagai indikator apakah nilai keluarannya

4-Bit Full Adder Using 1-Bit Hybrid 13T Adder · implemented using Tanner EDA tool. Key Words: Arithmetic Logic Unit (ALU), Full Adder (FA), 13 Transistors (13T), Hybrid Full Adder

Arithmetic operators and the ALU - Edward Bosworthedwardbosworth.com/CPSC2105/MyTextbook2105_DOC/…  · Web viewThe simplest circuit implementation of a half–adder involves an

ADDER, HALF ADDER & FULL ADDER

HCL and ALU - BIUu.cs.biu.ac.il/~kapaho/CS/Tirgul/Tirgul10a_HCL_ALU.pdf · HCL and ALU 10 לוגרת ... Half adder Full adder from 2 half adders + or gate a b Cout sum Cin a b Cout

Low power 16 bit ALU design using Full adder and Multiplexer

 · 2020. 3. 31. · ALU 6040 ALU 6040 ALU 6040 ALU 6041 K1 ALU 6041 KT. 60 61 ALU 6060 ALU 6060 ALU 6060 ALU 6061 K3 ALU 6062 F1 ALU 6063 K5. 62 63 ALU 6070 ALU 6070 ALU 6070 ALU

Tailoring the 32-Bit ALU to MIPS - Computer Sciencezhangs/CSC446/Lec9.pdfTailoring the 32-Bit ALU to MIPS • MIPS ALU extensions • Overflow detection: • Carry into MSB XOR Carry

Design and Implementation of 8-Bit ALU based on Sub ... and Implementation of 8-Bit ALU based on ... adder and multiplexer are designed and ... Adiabatic logic circuits aim at reducing

10a MIPS Datapathmniemier/teaching/2010_B_Fall/... · CSE 30321 – Lecture 10 – The MIPS Datapath! University of Notre Dame! BusA 32 ALU Datapath for R-Type Instructions! •!

1 ALU for Computers (MIPS) design a fast ALU for the MIPS ISA requirements ? –support the arithmetic/logic operations: add, addi addiu, sub, subu, and,

Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct. 2015 NYU

Revision MIPS Pipelined Architecture · 5 Steps of MIPS Datapath Memory Access Write Back Instruction Fetch Instr. Decode Reg. Fetch Execute Addr. Calc L M D ALU MUX Memory Reg File

MIPS Architecture Topics What resources MIPS assembly manipulates CPU (Central Processing Unit) ALU (Arithmetic Logical Unit), Registers Memory I/O

Sequential Logic Design - GitHub Pages · 2021. 1. 14. · 1bit ALU. 1bit ALU. 1bit ALU. A0 B0 S A1 B1 S A2 B2 S A3 B3 S. Co Ci. Abstract Schematic of the MIPS CPU. Relevant to a

Building an ALU (Part 2) · If the control input for our 1-bit ALU indicates that the ALU should perform a bitwise logical function, what happens to the result of the full adder inside

MIPS Architecture Arithmetic/Logic Instructions ALU Design – Chapter 4

MIPS ALU - Florida State University

Low Power 8-Bit ALU Design Using Full Adder and … 249 Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Gaddam Sushil Raj B.Tech, Vardhaman College of Engineering. ABSTRACT: