memory and storage dr. rebhi s. baraka [email protected] logic design (csci 2301) department of...
TRANSCRIPT
![Page 1: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/1.jpg)
Memory and Storage
Dr. Rebhi S. [email protected]
Logic Design (CSCI 2301)Department of Computer Science Faculty of Information Technology
The Islamic University of Gaza
![Page 2: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/2.jpg)
Outline
• Basics of Semiconductor Memory• Random-Access Memories (RAMs)• Read-Only Memories (ROMs)• Programmable ROMs (PROMS)• Flash Memories• Memory Expansion
![Page 3: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/3.jpg)
Basics of Semiconductor Memory
• Units of binary data– Bit– Nibble (4 bits)– Byte (8 bits)– Word (1 or more bytes)
![Page 4: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/4.jpg)
Memory Array
• A single binary bit is stored in a memory cell• An organized group of cells is called a array
![Page 5: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/5.jpg)
Memory Address and Capacity• The location of a unit of data is called the address• The capacity of a memory is the total number of
data units that can be stored in a memory.
![Page 6: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/6.jpg)
Basic Memory Operations• Write operation: puts data into a specified
address in the memory
![Page 7: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/7.jpg)
Basic Memory Operations• Read operation: takes data out of a specified
address in the memory
![Page 8: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/8.jpg)
Random-Access Memories (RAMs)
• Data can be written into or read from any selected address in any sequence
• When writing, old data is replaced by new ones.
• When reading, data is not destroyed.• It is typically used for short-term data sotrage
because it can’t retain data when power is turned of.
![Page 9: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/9.jpg)
The RAM Family
![Page 10: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/10.jpg)
The RAM Family: Static RAM (SRAM)
• Flip-flops are used as storage cells– Implemented in integrated circuits with several
MOS transistors, or– Bipolar transistors.
![Page 11: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/11.jpg)
The RAM Family: Static RAM (SRAM)
• The cell is selected by an active level on the Select line and a data bit is written into the cell by placing it on the Data in line.
• A Data bit is read by taking it off the Data out line.
![Page 12: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/12.jpg)
The Basic SRAM Cell Array
![Page 13: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/13.jpg)
The Basic SRAM Cell Array
• Organized in rows and columns• Cells in a row share the same Row Select line.• Each set of Data lines go to each cell in a given
column via a single line.• This line serves as both input and output (Data
I/O)
![Page 14: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/14.jpg)
Logic diagram for an asynchronous 32k x 8 SRAM.
•Operation is not synchronized with a system clock.•In a read mode, 8 data bits appear on output lines.•In a write mode, 8 bits are applied to the data input lines and are stored at a selected address.
![Page 15: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/15.jpg)
Tristate outputs and Buses• Tristate buffers in a memory allow the data lines
to act as input or output lines and connect the memory to the data bus in a computer.
• They have 3 output states:– HIGH (1), LOW (0), and HIGH-Z (open)– They are indicated by a small inverted triangle (See
the previous slide)
• A bus is a set of conductive paths that serve to interconnect two or more functional components of a system.
![Page 16: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/16.jpg)
Memory Array
• SRAM can be organized in multiple bytes (16, 64, 32 bits, etc.)
• A typical 32K x 8 SRAM (see next slide) is arranged in 256 rows and 128 x 8 columns.
• There are 215 =32,768 addresses and each address contains 8 bits (32kbytes).
• Read• Write• Read/Write cycles
![Page 17: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/17.jpg)
Basic organization of an asynchronous 32k x 8 SRAM.
![Page 18: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/18.jpg)
Basic read and write cycle timing for the SRAM
tRC read cycle timetAQ Adress access timetEQ
chip enable access timetGQ output enable access timetWC wrtie cycle time
ts(A) address setup timetWD f time WE must remain lowth(D) data hold time
![Page 19: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/19.jpg)
Basic Synchronous Burst SRAM Organization
• It is synchronized with the system clock– For example in a computer system, it operates
with the same clock signal that operates the processor.
• It uses clocked registers to synchronize all inputs with the system clock.
• The address, the read/write input, the chip enable, and the input data are all latched into their respective register on an active clock pulse edge.
![Page 20: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/20.jpg)
basic block diagram of a synchronous SRAM with burst feature.
![Page 21: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/21.jpg)
Basic Synchronous Burst SRAM Organization• The Burst Feature
– It allows the memory to read or write at up to four locations using a single address.
Address burst logic
![Page 22: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/22.jpg)
Cache Memory
• One of the major applications of SRAM.• It is a relatively small, high speed memory that
stores the most recently used instructions or data from the main memory which are needed by the processor.
• It improves system performance• Analogy: Home refrigerator and supermarket.
/ مخبأة مخفية ذاكرة
![Page 23: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/23.jpg)
Block diagram showing L1 and L2 cache memories in a computer system.
Cache Memory
![Page 24: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/24.jpg)
Dynamic RAMs (DRAMs)
• Use small capacitors.• Simple, allowing very large memory arrays to
be constructed on a chip at a lower cost.• Disadvantage: the capacitor can’t hold its
charge without being refreshed (recharged) periodically.
• Refreshing requires additional circuitry.
![Page 25: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/25.jpg)
A MOS DRAM cell consisting of a single MOSFET and a capacitor
MOSFET
Capacitor
![Page 26: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/26.jpg)
Basic Operation of a DRAM CellTransistor acts as a switch
•The R/W line, the row line, the refresh line is HIGH.•The transistor turns on, connecting the capacitor to the bit line.•The output buffer is enabled, and the stored data bit is applied to the input of the refresh buffer. HIGH
![Page 27: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/27.jpg)
Read Only Memories (ROMs)
• A ROM contains permanently or semipermanently stored data.
• A ROM stores data that are used repeatedly in systems applications such as programmed instructions for system initialization (BIOS).
• ROMs retain stored data when the power is off.
![Page 28: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/28.jpg)
The ROM family.
![Page 29: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/29.jpg)
The ROM family. • The Mask ROM – Known also as ROM, is
permanently programmed during the manufacturing process to provide widely used standard functions.– Once it is programmed it can’t be changed.
![Page 30: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/30.jpg)
ROM cells.
![Page 31: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/31.jpg)
A representation of a 16 x 8-bit ROM array.
![Page 32: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/32.jpg)
Representation of a ROM programmed as a binary-to-Gray code converter.
![Page 33: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/33.jpg)
A 1024-bit ROM with a 256 x 4 organization based on a 32 x 32 array.
![Page 34: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/34.jpg)
Flash Memory• Flash memory has a number of characteristics
that are not found in one of the other types of memories.– high-density (High storage capacity)– Nonvolatility – In-system read and write capability– Fast operation– Cost effectiveness
• A storage cell consists of a single floating-gate MOS transistor.
![Page 35: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/35.jpg)
The storage cell in a flash memory. •The floating gate stores electrons (charge) as a result of a sufficient voltage applied to the control gate.•A 0 is stored when there is more charge• A 1 is stored when there is less or no charge.
![Page 36: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/36.jpg)
Storing a 0 or a 1 in a flash cell during the programming operation.
Programming operation
![Page 37: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/37.jpg)
The read operation of a flash cell in an array.
![Page 38: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/38.jpg)
Simplified illustration of removing charge from a cell during erase.
![Page 39: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/39.jpg)
Basic flash memory array.
![Page 40: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/40.jpg)
Basic flash memory array. • When a cell in a given bit line turns on during
a read operation, there is current through the bit line, which produces a voltage drop across the active load .
• This voltage drop is compared to a reference voltage with a comparator and an output level indicating a 1 is produced.
• If a 0 is stored, then there is no current or little current in the bit line and an opposite level is produced on the comparator output.
![Page 41: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/41.jpg)
Memory Expansion
• To increase the word length (no. of bits in each address)
• To increase word capacity (no. of different addresses)
• To increase both, word length and word capacity
• This is accomplished by adding a no. of memory chips to the address, data and control buses.
![Page 42: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/42.jpg)
Word Length Expansion• The number of bits in the data bus must be increased• Example: Expansion of two 65,536 x 4 ROMs into a 65,536 x 8
ROM to illustrate word-length expansion.
![Page 43: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/43.jpg)
Example• Expand the 65,536 x 4 ROM (64K x 4) to form a 64k x 8 ROM.
![Page 44: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/44.jpg)
SIMMs and DIMMs
• Memories are supplied as: – Single In-line Memory Modules (SIMMs)– Dual In-line Memory Modules (DIMMs)
• The are small circuit boards on which memory chips (ICs) are mounted with the inputs and outputs connected to an edge connector on the bottom of the board
• DIMMs are generally faster and used in newer generations of machines.
![Page 45: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/45.jpg)
30-pin and 72-pin SIMMs.
![Page 46: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/46.jpg)
A SIMM/DIMM is inserted into a socket on a system board.
![Page 47: Memory and Storage Dr. Rebhi S. Baraka rbaraka@iugaza.edu Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The](https://reader035.vdocuments.us/reader035/viewer/2022062221/56649ee85503460f94bf9dd6/html5/thumbnails/47.jpg)
End of the slides
These slides are based on Digital Fundamentals 9th ed. By Thomas Floyd