lecture2-intro2cpoellab/teaching/cse30341/lecture2... · 2016. 1. 22. · compiler cache 2 cache...

19
1/13/16 1 CSE 30341 Opera+ng System Principles Lecture 2 – Introduc5on – Con5nued CSE 30341 – Opera+ng System Principles 2 Recap – Last Lecture What is an opera+ng system & kernel? What is an interrupt?

Upload: others

Post on 23-Sep-2020

2 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

1

CSE30341Opera+ngSystemPrinciples

Lecture2–Introduc5on–Con5nued

CSE30341–Opera+ngSystemPrinciples 2

Recap–LastLecture

•  Whatisanopera+ngsystem&kernel?•  Whatisaninterrupt?

Page 2: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

2

CSE30341–Opera+ngSystemPrinciples 3

OS-Kernel

CSE30341–Opera+ngSystemPrinciples 4

OS-Kernel

Page 3: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

3

CSE30341–Opera+ngSystemPrinciples 5

SystemArchitecture

CSE30341–Opera+ngSystemPrinciples 6

Interrupt

Page 4: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

4

CSE30341–Opera+ngSystemPrinciples 7

Interrupt

CSE30341–Opera+ngSystemPrinciples 8

Interrupt

Page 5: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

5

CSE30341–Opera+ngSystemPrinciples 9

Input/Output–I/O

•  Communica+onbetweenCPUand“outsideworld”:– Storage– Network– Keyboard/mouse– Display– Printer– …

CSE30341–Opera+ngSystemPrinciples 10

Input/Output–I/O

Page 6: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

6

CSE30341–Opera+ngSystemPrinciples 11

Interac+ngwithI/O

•  System-controlled:– “Writethischunkofdatatoblock8,783,486”– “Pleasegivemethedatafromblocks7,345,286–7,345,289”

•  Externalevents(systemreacts):– Theuserispressingtheshi_key– Block3,285,001appearstobebad– Dataarrivedoveranetworkconnec+on

CSE30341–Opera+ngSystemPrinciples 12

Interac+ngwithI/O

•  Responsibili+esofOS:– Hide peculiarities of hardware devices from

the user– Manage hardware devices (“resources”)

efficiently– Prevent intentional/unintentional misuse

Page 7: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

7

CSE30341–Opera+ngSystemPrinciples 13

Interac+ngwithI/O

•  Application requests I/O from OS– Uses specific interface: system calls– Blocking: application will wait until I/O

complete– Non-blocking: application will do something

else in the meantime (and receive notification from OS when I/O complete)

CSE30341–Opera+ngSystemPrinciples 14

Direct Memory Access (DMA)

•  CPUresponsiblefordatamovingto/fromI/Odevices•  Alterna+ve:letaseparatecontrollerdoit(DMA)

Page 8: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

8

CSE30341–Opera+ngSystemPrinciples 15

DMAController

CPU

DMAController

Memory I/ODeviceD6

Pleasecopy500bytesofdatafromD6tomemoryloca+on0x8570000andinterruptmewhenyouaredone

vs.

ReadfromD6WritetoMemoryReadfromD6

WritetoMemory….

CSE30341–Opera+ngSystemPrinciples 16

Storage Structure •  Main memory – only large storage media that the CPU

can access directly–  Random access memory–  Volatile

•  Secondary storage – extension of main memory that provides large nonvolatile storage capacity–  Magnetic disks – rigid metal or glass platters covered with

magnetic recording material •  Disk surface - tracks, subdivided into sectors•  The disk controller determines the logical interaction between

the device and the computer –  Solid-state disks – faster than magnetic disks, nonvolatile

•  Various technologies•  Becoming more popular

Page 9: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

9

CSE30341–Opera+ngSystemPrinciples 17

Storage-Device Hierarchy registers

cache

main memory

solid-state disk

magnetic disk

optical disk

magnetic tapes

CSE30341–Opera+ngSystemPrinciples 18

Storage Hierarchy

•  Storage systems organized in hierarchy– Size– Speed– Cost– Volatility

•  Caching – leverage faster storage system; higher layer can be cache for lower layer

Page 10: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

10

CSE30341–Opera+ngSystemPrinciples 19

Caching •  One of the most important principles in systems•  Information in use copied from slower to faster

storage temporarily•  Faster storage (cache) checked first to determine

if information is there–  If it is, information used directly from the cache (fast)–  If not, data copied to cache and used there

•  Cache smaller than storage being cached–  Cache management important design problem–  Cache size and replacement policy

CSE30341–Opera+ngSystemPrinciples 20

Computer-System Architecture

•  General-purpose processors (CPU) versus special-purpose processors (controllers)

•  Multiprocessor systems are now typical– Parallel systems, tightly-coupled systems– Advantages include:

1.  Increased throughput2.  Economy of scale3.  Increased reliability – graceful degradation or fault

tolerance

Page 11: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

11

CSE30341–Opera+ngSystemPrinciples 21

Symmetric Multiprocessing (SMP) Architecture

UMA–UniformMemoryAccess•  Allsharethesamememoryonthesamemachine,samecosttoaccess.•  MayhaveaprivatecacheNUMA–Non-uniformMemoryAccess•  Eachprocessorhasitsownmemory

CSE30341–Opera+ngSystemPrinciples 22

Multi-Core Design

•  Multiple “cores” on same chip– On-chip communication is fast– Power consumption can be reduced

Page 12: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

12

CSE30341–Opera+ngSystemPrinciples 23

Clustered Systems •  Like multiprocessor systems, but multiple

systems working together– Connected via LAN (local-area network)– Storage often shared via SAN (storage-area

network)

– Main reasons:•  High availability

–  Asymmetric clustering (one machine in hot-standby mode)–  Symmetric clustering (multiple machines running and

monitoring each other)•  High performance (HPC)

–  Applications must be written to exploit parallelization

CSE30341–Opera+ngSystemPrinciples 24

Clustered Systems

computerinterconnect

computerinterconnect

computer

storage areanetwork

Page 13: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

13

CSE30341–Opera+ngSystemPrinciples 25

Operating Systems Concepts

A von Neumann architecture

CSE30341–Opera+ngSystemPrinciples 26

Opera+ngSystemsConcepts

•  Mul5programming(efficiency)– SingleusercannotkeepCPUandI/Odevicesbusyatall+mes

–  Jobs(code&data)organizeds.t.CPUalwayshasatleastonetoexecute

– Subsetofjobskeptinmemory– Whenajobhastowait(e.g.,forI/O),theOSswitchestoanotherjob

Page 14: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

14

CSE30341–Opera+ngSystemPrinciples 27

Memory Layout for Multiprogrammed System

CSE30341–Opera+ngSystemPrinciples 28

Opera+ngSystemsConcepts•  Timesharing(mul5tasking):

–  Switchingbetweenjobshappenssofrequentlythatuserscaninteractwitheachjobwhileitisrunning:interac5vecompu5ng

–  Response5me(e.g.,<1second)–  Eachuserhasatleast1programexecu+nginmemory(process)

–  Ifseveraljobsreadytorunatthesame+me:CPUscheduling

–  Ifprocessesdon’tfitintomemory:swapping– Virtualmemoryallowsofexecu+onofpar+allyloadedprocesses

Page 15: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

15

CSE30341–Opera+ngSystemPrinciples 29

Opera+ngSystemsConcepts

•  Accesstoresourcesneedstobecontrolled:– Simultaneousaccess– Unauthorizedaccess– “Improper”access(e.g.,toolong)

•  Dual-modeopera5ngsystems– Usermode(applica+on)– Kernelmode(OSandprivilegedinstruc+ons)– Modebitindicatescurrentmode(0=kernel)– Transi+onviasystemcalls

CSE30341–Opera+ngSystemPrinciples 30

From User to Kernel Mode •  Timer to prevent infinite loop / process hogging resources

–  Set interrupt after specific period–  Operating system decrements counter–  When counter zero generate an interrupt–  Set up before scheduling process to regain control or terminate program

that exceeds allotted time

Page 16: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

16

CSE30341–Opera+ngSystemPrinciples 31

ProcessManagement

•  Process=programinexecu+on!– Program=passive– Process=ac+ve

•  Processneedsresources(CPU,memory,I/O,ini+aliza+ondata,files,etc.)

•  Single-threadedprocess:oneprogramcounter(PC)

•  Mul5-threadedprocess:oneprogramcounterperthread

CSE30341–Opera+ngSystemPrinciples 32

Process Management Activities

•  Creating and deleting both user and system processes•  Suspending and resuming processes•  Providing mechanisms for process synchronization•  Providing mechanisms for process communication•  Providing mechanisms for deadlock handling

The operating system is responsible for the following activities in connection with process management:

Page 17: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

17

CSE30341–Opera+ngSystemPrinciples 33

Memory Management •  All data in memory before and after processing•  All instructions in memory in order to execute•  Memory management determines what is in memory

and when–  Optimizing CPU utilization and computer response to

users•  Memory management activities

–  Keeping track of which parts of memory are currently being used and by whom

–  Deciding which processes (or parts thereof) and data to move into and out of memory

–  Allocating and de-allocating memory space as needed

CSE30341–Opera+ngSystemPrinciples 34

Storage Management •  OS provides uniform, logical view of information storage

–  Abstracts physical properties to logical storage unit - file–  Each medium is controlled by device (i.e., disk drive, tape drive)

•  Varying properties include access speed, capacity, data-transfer rate, access method (sequential or random)

•  File-System management–  Files usually organized into directories–  Access control on most systems to determine who can access

what–  OS activities include

•  Creating and deleting files and directories•  Primitives to manipulate files and directories•  Mapping files onto secondary storage•  Backup files onto stable (non-volatile) storage media

Page 18: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

18

CSE30341–Opera+ngSystemPrinciples 35

Mass-Storage Management •  Usually disks used to store data that does not fit in main

memory or data that must be kept for a “long” period of time•  Proper management is of central importance•  Entire speed of computer operation hinges on disk subsystem

and its algorithms•  OS activities

–  Free-space management–  Storage allocation–  Disk scheduling

•  Some storage need not be fast–  Tertiary storage includes optical storage, magnetic tape–  Still must be managed – by OS or applications–  Varies between WORM (write-once, read-many-times) and RW

(read-write)

CSE30341–Opera+ngSystemPrinciples 36

Performance of Various Levels of Storage

•  Movementbetweenlevelsofstoragehierarchycanbe

explicitorimplicit

Level

Name

Typical size

Implementationtechnology

Access time (ns)

Bandwidth (MB/sec)

Managed by

Backed by

1

registers

< 1 KB

custom memorywith multipleports CMOS

0.25 - 0.5

20,000 - 100,000

compiler

cache

2

cache

< 16MB

on-chip oroff-chipCMOS SRAM

0.5 - 25

5,000 - 10,000

hardware

main memory

3

main memory

< 64GB

CMOS SRAM

80 - 250

1,000 - 5,000

operating system

disk

4

solid state disk

< 1 TB

flash memory

25,000 - 50,000

500

operating system

disk

5

magnetic disk

< 10 TB

magnetic disk

5,000,000

20 - 150

operating system

disk or tape

Page 19: Lecture2-Intro2cpoellab/teaching/cse30341/Lecture2... · 2016. 1. 22. · compiler cache 2 cache < 16MB on-chip or o!-chip CMOS SRAM 0.5 - 25 5,000 - 10,000 hardware main memory 3

1/13/16

19

CSE30341–Opera+ngSystemPrinciples 37

Protection and Security

•  Protection – any mechanism for controlling access of processes or users to resources defined by the OS

•  Security – defense of the system against internal and external attacks

CSE30341–Opera+ngSystemPrinciples 38

Recap

•  KeyPoints– WhatisDMA?– Whatisthememoryhierarchy?– Whatiscaching?– Whatisvirtualmemory?– WhatisaSAN?– Whatisthedifferencebetweenkernelandusermode?