lecture 8: design, simulation synthesis and test tools
DESCRIPTION
Lecture 8: Design, Simulation Synthesis and Test Tools. ELEC 2200: Digital Logic Circuits Nitin Yogi ( [email protected] ). X-Win32. X-Win32 is used to log into UNIX session Use Windows Auburn login and password to log into X-Win32 session. Start X-Win32 from here. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/1.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 1
Lecture 8: Design, Simulation Synthesis and Test Tools
ELEC 2200: Digital Logic CircuitsNitin Yogi ([email protected])
![Page 2: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/2.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 2
X-Win32
X-Win32 is used to log into UNIX session
Use Windows Auburn login and password to log into X-Win32 session.
![Page 3: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/3.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 3
Start X-Win32 from here
![Page 4: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/4.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 4
Windows Security Alert Warning
If Windows Security Alert window pops up, press OK
![Page 5: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/5.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 5
You might also get this screenDouble click on “Scan for Unix/Linux hosts”
Click on any of the server names and click on “Select”
![Page 6: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/6.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 6
You might also get this screen
Click “OK”
![Page 7: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/7.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 7
X-Win32 Login Screen
![Page 8: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/8.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 8
UNIX session
Setup the softwares required to run the tools for simulation, synthesis and test
At the command prompt type the following command and hit “Enter”>> user-setup
Command prompt to type commands in
![Page 9: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/9.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 9
User Setup screen
Click on button “Electronics Data Analysis (EDA)”
![Page 10: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/10.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 10
1. Go to the bottom of the option screen
2. Click on the following software packages:eda/Modelsim/6.4eda/ICFlow/2006.1eda/DFT/2006.3
3. Click the X button on the top right
![Page 11: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/11.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 11
Click on “Save and Quit”
![Page 12: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/12.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 12
Press “Commit Changes”
The Added modules will be displayed here
![Page 13: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/13.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 13
X-Win32 reset
Exit X-Win32 and restart the X-Win32 session again as described earlier
![Page 14: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/14.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 14
UNIX environment
When you log-in into X-Win32, the current default directory is the H: of windows system
Some useful UNIX commands >> cd <directory_name>: change directory >> cd .. : go up one directory >> ls: list contents of directory >> pwd: display the full path of the current dir. >> mkdir: create directory
![Page 15: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/15.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 15
Setting the simulation environment In the current default directory, create another
directory for your designs by using the mkdir command. Ex. >> mkdir my_name Do not use spaces while giving names as it may create
problems in UNIX This new directory can be accessed in windows in H drive
Ex. by accessing H:\my_name Change to this new directory using the cd command
Ex. >> cd my_name In the current design directory (ex. my_name) run the
following commands: >> vlib work >> vmap work work
![Page 16: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/16.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 16
Example VHDL codelibrary IEEE;use IEEE.std_logic_1164.all;use IEEE.numeric_std.all;
entity my_ckt is port ( A: in bit; B: in bit; S: in bit; X: out bit; Y: out bit );end my_ckt ;
architecture behav_seq of my_ckt issignal Xtmp: bit;begin p1: process (A,B,S,Xtmp)
begin if (S=‘0’) then Xtmp <= A; else Xtmp <= B; end if;
if ((Xtmp = ‘0’) and (S = ‘0’)) then Y <= ‘1’; else Y <= ‘0’; end if; X <= Xtmp; end process p1;
end;
Need to add this for compiling
![Page 17: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/17.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 17
Designing, compiling and simulating designs Write VHDL description in any text editor (notepad,
wordpad) and save the file as *.vhd
To simulate any design, you need to compile your design first. Compile your VHDL design using the command:>> vcom <VHDL filename>e.g.>> vcom my_ckt.vhd
We shall use the tool ModelSim for simulating the designTo invoke ModelSim, use the following command:>> vsim <design_name>e.g.>> vsim my_ckt
![Page 18: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/18.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 18
![Page 19: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/19.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 19
1. Click on “View > List” to select it (displayed as a tick)
2. Click on “View > Objects” to select it (displayed as a tick)
![Page 20: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/20.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 20
![Page 21: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/21.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 21
1. Select the input and output signals by clicking and holding the CTRL key
2. Click “Edit > Copy”
![Page 22: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/22.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 22
Click on the list window and then click “Edit > Paste”
![Page 23: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/23.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 23
![Page 24: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/24.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 24
Right click the input signal name and then click Force
![Page 25: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/25.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 25
Enter the value of the signal over here and then click OK
If the signal is of type bit_vector you will assign binary values here. Ex. “010” for a signal of type bit_vector(2 downto 0)
![Page 26: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/26.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 26
To simulate, click Simulate > Run > Run 100
![Page 27: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/27.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 27
![Page 28: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/28.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 28
![Page 29: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/29.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 29
Click on the list window then on File > Export > Tabular list
![Page 30: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/30.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 30
![Page 31: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/31.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 31
Useful resource
VHDL Design and Simulation using ModelSim http://www.eng.auburn.edu/department/
ee/mgc/quickvhdl/modelsim.html
![Page 32: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/32.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 32
Synthesis
We shall use the tool Leonardo to synthesize the behavioral description into structural level netlist
Command to invoke Leonardo is:>> leonardo
![Page 33: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/33.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 33
Click on LeonardoSpectrum Level 3 and then click OK
![Page 34: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/34.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 34
1. Click on Advanced FlowTabs
2. Under the “Technology” tab, click on the ASIC plus sign
![Page 35: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/35.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 35
Click ADK then TSMC 0.18 micron (typ), then click on “Load Library”
![Page 36: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/36.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 36
Click the “Input” tab and then the button besides “Open files”
![Page 37: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/37.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 37
Select the required VHDL file and click “Open”
![Page 38: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/38.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 38
Current selected designs will be displayed in this list
Click on the “Read” button to read the current selected VHDL design(s) into the tool
![Page 39: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/39.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 39
2. Click the type of optimization: area or delay
3. Click “Optimize”
1. Click on “Optimize” tab
![Page 40: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/40.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 40
1. Click on “Report” tab
2. Click on “Report Area”
![Page 41: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/41.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 41
1. Select the report being displayed
2. Select Edit > Copy to copy the report. This can then be pasted in MS Word
1. Select the report being displayed
2. Select Edit > Copy to copy the report. This can then be pasted in MS Word
![Page 42: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/42.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 42
Click on the “Report Delay” tab and then on the button “Report Delay”
![Page 43: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/43.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 43
1. Select the report being displayed
2. Select Edit > Copy to copy the report. This can then be pasted in MS Word
![Page 44: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/44.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 44
1. Select “Output” tab
2. Select the Verilog option in the Format menu and enter a name for the output netlist file (*.v)
3. Click “Write”
![Page 45: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/45.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 45
Changes in design performed by Synthesis tool Leonardo
Data-type changes Integer data type in behavioral design is mapped
to bit_vector data type (array of bits) in structural design Ex. a signal A of integer data type of range -27 to
+27-1 defined in the behavioral design is mapped/changed to a data type bit_vector(0 to 7)
Enumerated / User-defined data types are encoded as binary numbers Ex. A signal of type temperature with values
(high, medium, low) defined at the behavioral level may be encoded as (00, 01, 11) at the structural level
![Page 46: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/46.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 46
Preparing for simulation of netlist The netlist saved from Leonardo is in Verilog format
(and not VHDL) You need to compile your verilog netlist to simulate it Before you compile your verilog netlist, you need to
compile all the gate designs that your netlist uses. The gate designs are in a file named adk.vhd at the
location $ADK/technology To compile the gate designs, type the following
command in your current working directory at the command prompt: >> vcom $ADK/technology/adk.vhd -work ./work/
![Page 47: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/47.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 47
Simulation of netlist You need to compile your verilog netlist in
order to simulate it. Command to compile Verilog netlist:
>> vlog <Verilog file_name>e.g. >> vlog my_ckt.v
Simulate the design using ModelSim Command to invoke ModelSim:
>> vsim <design_name>e.g.>> vsim my_ckt
![Page 48: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/48.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 48
![Page 49: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/49.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 49
Test generation
We shall use the tool FlexTest to generate test vectors for the netlist
Command to invoke FlexTest:>> flextest
![Page 50: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/50.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 50
1. Select the output netlist file generated by Leonardo using the Browse button
2. Click on the “Browse” button to select the ATPG Library
![Page 51: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/51.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 51
1. Select the file adk.atpg in the directory /opt/ADK3.1/technology/and then click OK
![Page 52: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/52.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 52
Invoke FlexTest
![Page 53: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/53.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 53
Click on “Done With Setup”
![Page 54: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/54.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 54
Click on “Pattern Generation”
![Page 55: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/55.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 55
Click on “Fault Universe”
![Page 56: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/56.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 56
Click on “Typical”
![Page 57: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/57.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 57
Click on “Pattern Source”
![Page 58: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/58.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 58
Click on “Typical”
![Page 59: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/59.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 59
Click on “Test Generation”
![Page 60: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/60.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 60
Click on “Run with Existing Settings”
![Page 61: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/61.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 61
Click on “Save Patterns”
![Page 62: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/62.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 62
![Page 63: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/63.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 63
1. Check “Save the Pattern Set to a File” 2. Enter a
filename for the test vector file
3. Click OK
![Page 64: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/64.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 64
Opening the pattern file saved
You can open the pattern file you just saved in the windows environment using any text editor (notepad, wordpad, Word,etc.)
The pattern file you saved will be in your current working design directory e.g. H:\my_name\
Next slide shows the pattern file
![Page 65: Lecture 8: Design, Simulation Synthesis and Test Tools](https://reader035.vdocuments.us/reader035/viewer/2022062322/56814dc7550346895dbb1a7e/html5/thumbnails/65.jpg)
Fall 08, Oct 31 ELEC2200-002 Lecture 8 (Updated) 65
Total no. of faults
Fault Coverage
Total no. of test cycles (vectors)
User CPU time