lec 3.2 layout d e s i g n r u l e s & design rule checker (drc)
DESCRIPTION
VLSI System Design. LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC). Engr. Anees ul Husnain ( [email protected] ) Department of Computer Systems Engineering, College of Engineering & Technology, IUB. LAYOUT DESIGN RULES. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/1.jpg)
LEC 3.2 LAYOUT D E S I G N R U L E S&
DESIGN RULE CHECKER (DRC)
Engr. Anees ul Husnain ( [email protected] )
Department of Computer Systems Engineering,College of Engineering & Technology, IUB
VLSI System DesignVLSI System Design
![Page 2: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/2.jpg)
LAYOUT DESIGN RULES
Design Rules: Bridges between technology capability and design considerations
![Page 3: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/3.jpg)
![Page 4: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/4.jpg)
Summary of Terminology
• body• diffusion (n/p)• source• drain • well• tap• contact• metal track• via• polysilicon gate length/width• gate oxide• channel
All these structures must obey the dimensions and separation rules dictated by the process fabrication facility
![Page 5: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/5.jpg)
![Page 6: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/6.jpg)
![Page 7: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/7.jpg)
Process design rules
• Design rules change from fab to fab
• Fab examples: IBM, Intel, TI, TSMC, UMC, MOSIS
• Design rules change according to the process technology
![Page 8: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/8.jpg)
Lambda rules
• Feature Size: minimum distance between source and drain of transistor
• Feature size = 2λ (@ 90nm feature size λ=45)• According to Moore’s Law, how much does the feature size scale by every ~2 years?
![Page 9: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/9.jpg)
Design rules and gate layout
• Lambda rules are conservative
![Page 10: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/10.jpg)
More design rules
MOSIS MOS Interconnect Systems A commercial semi conductor manufacturing
company. MOSIS Rules became standards.
MOSIS Categories: SCMOS SUBM DEEP
![Page 11: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/11.jpg)
MOSIS design rules
![Page 12: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/12.jpg)
MOSIS design rules
![Page 13: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/13.jpg)
Layout of a 3-input NAND gate
![Page 14: LEC 3.2 LAYOUT D E S I G N R U L E S & DESIGN RULE CHECKER (DRC)](https://reader036.vdocuments.us/reader036/viewer/2022062410/56815d74550346895dcb80b9/html5/thumbnails/14.jpg)
DESIGN RULE CHECKER
To verify the design parameters set by the design engineering so that it doesn’t exceeds from the allowable limit provided by the fabrication engineer