introduction to nano- computing for k-8 students sanjukta bhanja and javier pulecio assistant...

Download Introduction to Nano- computing for K-8 Students Sanjukta Bhanja and Javier Pulecio Assistant Professor, PhD student University of South Florida

If you can't read please download the document

Upload: juliet-todd

Post on 14-Dec-2015

212 views

Category:

Documents


0 download

TRANSCRIPT

  • Slide 1

Introduction to Nano- computing for K-8 Students Sanjukta Bhanja and Javier Pulecio Assistant Professor, PhD student University of South Florida. Slide 2 Biography Education BE Jadavpur University (Kolkata) 1991 MS Indian Institute of Science, 1994 PhD University of South Florida, 2002 Work Assistant Professor, Electrical Engineering, University of South Florida (since 2002) Research Interest: VLSI Design, Nano- computing, Ferro-magnetic computing Slide 3 Why Engineering Engineering technology uses knowledge of mathematics And natural sciences (Physics, Chemistry, Biology) Key Features: Problem Solving Application Engineers are Strong in Theory, Strong in Application, Strong in Service Slide 4 Various Engineering Disciplines Slide 5 Slide 6 Problems Biometrics/Data-Mining Robotics-human assistance Infrastructure-security Biotechnology (genome project, cognitive modeling) Nanotechnology Computing systems Bio-sensors, drug delivery Chemical sensor Slide 7 Slide 8 Application Domain Slide 9 Some of the Promising Technologies Quantum-Dot Cellular Automata (QCA) Carbon Nanotubes (CNT) Single Electron Transistor (SET) P = +1 P = - 1 Slide 10 QCA Logic QCA Majority Gate QCA Inverter QCA OR Gate QCA AND Gate QCA NAND Gate Slide 11 QCA Logic Propagation UnstableStable Unstable Stable Unstable Stable Slide 12 QCA Logic Propagation Unstable Stable Unstable Inverter Chain 1 1 Slide 13 Wire Crossbar 1 1 Slide 14 QCA Inverter Gate Logic 1 Slide 15 QCA Majority Gate Logic Slide 16 Research: The Need Reliability-centric Electronic Design and Automation (rEDA) Device level issues will dominate Next generation design issues Error Thermal/Power Collaborators: Dr. Syed Alam (Freescale semiconductors) Dr. B. Paul (Toshiba Inc.) Prof. V. Bieu (UAE) Funding CRI (National Science Foundation): PI-Bhanja New Researcher Award (USF) Slide 17 Nano-CMOS: Limit of charge flow Goal: To analyze and model the interplay of Error, Power and Redundancy through probabilistic models. Students: Two PhD students and two MS students Collaborators: Dr. Syed Alam (Freescale semiconductors) Dr. B. Paul (Toshiba Inc.) Prof. V. Bieu (UAE) Funding CRI (NSF): PI-Bhanja, Co-PI- Jain, Ranganathan, Zheng, Katkoori, Schlaf New Researcher Award (USF) Accomplishments 5 Journal papers Paper award at IEEE conference on VLSI Design Graduated 1 PhD and 5 MS students Error Power Reliability Our strength: Probabilistic design and modeling at multiple design levels Slide 18 Field Coupled Computing: No flow of charges Goal: Novel, revolutionary computing paradigm No flow of electrons Computing accomplished by coupling charges or spins or magnetic properties Extremely low power Students: Javier Pulecio (PhD student) Saket Srivastava (finishing PhD) Praveen Venkataramani MS Our strength: Solid probabilistic design metholodgy Slide 19 Ferromagnetic Computing (Nano- magnets) Slide 20 Thank You