integrated circuits unit 5
DESCRIPTION
INTEGRATED CIRCUITSTRANSCRIPT
![Page 1: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/1.jpg)
INTEGRATED CIRCUITS – UNIT 5
![Page 2: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/2.jpg)
CLASSIFICATION OF IC’s
• Monolithic IC
• Hybrid IC
![Page 3: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/3.jpg)
INTEGRATED CIRCUITS
CHIP
![Page 4: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/4.jpg)
INTEGRATED CIRCUIT
![Page 5: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/5.jpg)
IC CHIP SIZE AND CIRCUIT COMPLEXITY
![Page 6: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/6.jpg)
BASIC PLANAR PROCESSESMAIN STEPS USED TO FABRICATE AN IC :
![Page 7: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/7.jpg)
1. Pure silicon is formed as INGOT and sliced into wafer.2. Fabrication of Integrated circuits on the wafer surface3. Wafer is cut into chips and is packaged.
![Page 8: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/8.jpg)
![Page 9: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/9.jpg)
THE PLANAR PROCESS
STEP 1: Silicon Wafer(Substrate) Preparation
STEP 2: Epitaxial Growth
STEP 3: Oxidation
STEP 4: Photolithography
STEP 5: Diffusion
STEP 6: Ion Implantation
STEP 7: Isolation Technique
STEP 8: Metallization
STEP 9: Assembly Processing and Packaging
Fabrication
Silicon Processing
Packaging
![Page 10: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/10.jpg)
STEP 1: Silicon Wafer(Substrate) Preparation
Crystal Growth and doping – (Czochralski Crystal growth) Ingot trimming and grinding Ingot slicing – (Stainless steel saw blade with industrial
diamonds embedded in it) Wafer polishing and etching Wafer cleaning.
![Page 11: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/11.jpg)
Czochralski Crystal Growth Process
![Page 12: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/12.jpg)
Ingot slicing and Polishing
![Page 13: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/13.jpg)
STEP 2: Epitaxial Growth (Extension of substrate crystal)
WHY EPITAXY? To enhance the performance of discrete bipolar transistorIt also offers a means of controlling the doping levels.It is generally oxygen and carbon free.
![Page 14: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/14.jpg)
SiCl4+2H2 Si +4Hcl
![Page 15: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/15.jpg)
STEP 3: Oxidation• SiO2 has the property of preventing diffusion
of almost all impurities through it. It serves very important purposes.
• SiO2 is an extremely hard protective coating and is unaffected by almost all reagents except hydrofluoric acid . Thus it stands against any contamination
Si +2H2O SiO2 + 2H2
![Page 16: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/16.jpg)
LITHOGRAPHY
![Page 17: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/17.jpg)
![Page 18: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/18.jpg)
STEP 4: Photolithography
![Page 19: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/19.jpg)
![Page 20: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/20.jpg)
![Page 21: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/21.jpg)
3
![Page 22: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/22.jpg)
4
![Page 23: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/23.jpg)
5
![Page 24: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/24.jpg)
TYPES OF PHOTO RESISTpositive resist - the portion of the photoresist that is exposed to light becomes soluble to the photoresist developer. The portion of the photoresist that is unexposed remains insoluble to the photoresist developer.
negative resist - the portion of the photoresist that is exposed to light becomes insoluble to the photoresist developer. The unexposed portion of the photoresist is dissolved by the photoresist developer.
![Page 25: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/25.jpg)
DIFFERENCE b/w POSITIVE & NEGATIVE PHOTO RESIST
![Page 26: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/26.jpg)
STEP 5 : DIFFUSION
![Page 27: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/27.jpg)
STEP 6: ION IMPLANTATION
![Page 28: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/28.jpg)
INDUSTRIAL SET UP FOR ION IMPLANTATION
![Page 29: Integrated Circuits Unit 5](https://reader036.vdocuments.us/reader036/viewer/2022062422/563db78c550346aa9a8c0f15/html5/thumbnails/29.jpg)
ION IMPLANTATION SETUP