integrated circuits dr. esam yosry lec. #2. chip fabrication silicon ingots wafers chip...
TRANSCRIPT
![Page 1: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/1.jpg)
INTEGRATED CIRCUITSDr. Esam Yosry
Lec. #2
![Page 2: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/2.jpg)
Ch
ip F
ab
rica
tion Silicon Ingots
Wafers
Chip Fabrication Steps (FEOL, BEOL)
Processing Categories
Processes
![Page 3: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/3.jpg)
Ch
ip F
ab
rica
tion
S
tep
s Once the wafers are prepared, many
process steps are necessary to produce the desired semiconductor integrated circuit.
In general, the steps can be grouped into two major parts: Front-end-of-line (FEOL)
processingcovers everything (but not including
the deposition of metal interconnect layers)
Back-end-of-line (BEOL) processingindividual devices (transistors,
capacitors, resistors, etc.) get interconnected with wiring on the wafer
![Page 4: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/4.jpg)
Processing
In semiconductor device fabrication, the various processing steps fall into four general categories:
Deposition Removal Patterning Modification of electrical properties
![Page 5: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/5.jpg)
Processing (1/4)
Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer.
Available technologies include physical vapor deposition (PVD)
chemical vapor deposition (CVD) electrochemical deposition (ECD)
molecular beam epitaxy (MBE)
atomic layer deposition (ALD)
![Page 6: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/6.jpg)
Processing (2/4)
Removal is any process that removes material from the wafer
examples include etch processes (either wet or dry) and chemical-mechanical planarization (CMP).
![Page 7: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/7.jpg)
Processing (3/4)
Patterning is the shaping or altering of deposited materials, and is generally referred to as lithography
For example, in conventional lithography, the wafer is coated with a chemical called a photoresist; then, a machine called a stepper focuses, aligns, and moves a mask, exposing select portions of the wafer below to short wavelength light; the exposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed by plasma ashing.
![Page 8: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/8.jpg)
Processing (4/4)
Modification of electrical properties has historically entailed doping transistor sources and drains (originally by diffusion furnaces and later by ion implantation). These doping processes are followed by furnace annealing or, in advanced devices, by rapid thermal annealing (RTA); annealing serves to activate the implanted dopants.
Modern chips have up to eleven metal levels produced in over 300 sequenced processing steps.
![Page 9: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/9.jpg)
Ch
ip F
ab
rica
tion
C
ycl
e
![Page 10: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/10.jpg)
Pro
cess
es
Oxidation
Diffusion
Ion Implantation
Deposition
Etching
Lithography
All theseprocesses areneeded to buildup different layersin a siliconstructure
![Page 11: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/11.jpg)
Oxidation of Silicon (Sio2)
Oxidation proceeds by the diffusion of an oxidant (molecular H2O or O2) through the existing oxide to the Si/SiO2 interface.
The molecules react with Si to form SiO2.
Si (solid) + O2 (vapor) SiO2 (solid) Dry OxideSi (solid) + H2O (vapor) SiO2 (solid) + 2H2 Wet Oxide
Thermal Oxidation at 1000oC - 1300oC
![Page 12: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/12.jpg)
Oxidation of Silicon (Sio2)
The oxidation reaction occurs at the Si/SiO2 interface. Therefore, as the oxide grows, silicon is consumed and the interface moves into the silicon.
SiO2
SiO2 Surface
Original Si Interface
Silicon Substrate
X0 0.5 X0
![Page 13: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/13.jpg)
Oxidation Equation
)(020 tBAxx
B
Axx ii
2
x0 = oxide thickness B = Parabolic Rate Constant
xi = initial oxide thickness B/A = Linear Rate ConstantAs temperature increases
-A goes down
-B goes up
-B/A goes up
X0
tx AB
0
Btx 20
time
Deal & Grove model: describes the growth kinetics of oxide films with thicknesses >300Å.
![Page 14: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/14.jpg)
Oxidation Rates (Wet)
Table 1. RATE CONSTANTS FOR WET OXIDATION OF SILICON
Oxidation A Parabolic Rate Constant Linear rate constant temperature B B/A (°C) (m) (m2/hr) (m/hr)
1200 0.05 0.720 14.40
1100 0.11 0.510 4.64
1000 0.226 0.287 1.27
920 0.50 0.203 0.406
![Page 15: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/15.jpg)
Oxidation Rates (Dry)
Table 2. RATE CONSTANTS FOR DRY OXIDATION OF SILICON
Oxidation A Parabolic Rate Constant Linear rate constant temperature B B/A (°C) (m) (m2/hr) (m/hr)
1200 0.040 0.045 1.12
1100 0.090 0.027 0.301000 0.165 0.0117 0.071920 0.235 0.0049 0.0208800 0.370 0.0011 0.0030
We note that the values of both B and B/A for wet processes is much greater than for dry processes, leading to higher oxidation rates for the wet case.
![Page 16: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/16.jpg)
Oxidation Example
)(020 tBAxx
B
Axx ii
2
Problem: A silicon wafer has 0.5 micron thick layer of SiO2. We now wish to grow additional oxide at 1100C in oxygen for 5 hrs. What is the final oxide thickness (x0)?
Answer: From Table 2, A = .09, B = .027. xi = 0.5 micron. First calculate .
This represents the equivalent time that we would have had to oxidize the wafer at 1100C to grow 0.5 micron. The final oxide thickness is calculated using the quadratic formula.
= (.25+.045)/.027 = 10.9 hours
= .027x(10.9 +5) = 0.429
x0 = 0.5 [-.09 + (.092 +4X.429)1/2] = 0.61 microns
![Page 17: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/17.jpg)
Measurement of Oxide Thickness
The optical interference method is a simple technique to measure oxide thickness from <100Å to more than 1 m.
The method is based on the interference that occurs between light reflected from the air /SiO2 interface and the Si/SiO2 interface.
Silicon
SiO2
light
Xo
![Page 18: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/18.jpg)
Oxidation Furnace
Oxidation is carried out in a 3-zone resistance-heated furnace (1000oC0.1oC).
The furnace consists of a quartz tube inside a ceramic sheath (heat diffuser).
The quartz tube is filled with oxidant gas in a laminar flow regime.
Inert gas is required for annealing.
![Page 19: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/19.jpg)
Oxid
ati
on
Ch
art
s These are Xo (oxide thickness in microns)
vs. t(oxidation time) at different T (oxidation temperatures from say 700 to 1300oC). Charts for dry, wet, or steam oxidation exist.
The thickness and time are drawn on log scales from 0.01 to 10 on the thickness axis and from 0.1 hr to 100 hr on the time axis.
Knowing the oxidation ambient (dry,wet,..), the oxidation temperature T, and the oxidation time t, we can read Xo directly.
![Page 20: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/20.jpg)
Oxidation Charts (Dry)
If the initial oxide thickness is zero, reading the value of Xo is a direct matter.
![Page 21: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/21.jpg)
Oxidation Charts (Wet)
![Page 22: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/22.jpg)
Oxidation Example By Charts
Problem: A silicon wafer has 0.5 micron thick layer of SiO2. We now wish to grow additional oxide at 1100C in oxygen for 5 hrs. What is the final oxide thickness (x0)?
Answer: For an initial oxide thickness exists
1- find the corresponding oxidation time (toi) at the oxidation temperature. 12 hrs
2- add the actual oxidation time (t). 12 + 5 = 17 hrs
3- read the oxide thickness at time (t+toi). 0.6 µm Remember to add times not
thickness'!.
![Page 23: INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication Silicon Ingots Wafers Chip Fabrication Steps (FEOL, BEOL) Processing Categories](https://reader031.vdocuments.us/reader031/viewer/2022032707/56649e4e5503460f94b4553e/html5/thumbnails/23.jpg)
Many thanks to Prof. Hany Fikry and Prof Wael Fikry for their useful materials that help me to prepare this presentation.
Thanks