ieee 1149.1-2013 addresses challenges in test re-use from ip to ic to systems
TRANSCRIPT
![Page 2: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/2.jpg)
2
![Page 4: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/4.jpg)
4
![Page 5: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/5.jpg)
5
![Page 6: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/6.jpg)
6
![Page 7: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/7.jpg)
7
![Page 8: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/8.jpg)
8
![Page 9: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/9.jpg)
9
DC/DC 1--1------'
PCB Level
Obstacle
System Reset
IC1
1- - - BOUNDARY REGISTER - - - 1
I I - - INIT -DATA REGISTER I I I 1 Register Segmentation and L I _ ~ower domain control
I t:. - - - - - -=.. -=..-=..-=..-=..
I I I I
I r - 1 1 r---I I I I I I I I I I I I I
BIST
![Page 10: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/10.jpg)
10
![Page 11: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/11.jpg)
11
![Page 12: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/12.jpg)
12
![Page 13: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/13.jpg)
13
Boundory - sc on r eg i s t er~--~
Device 1dent1 f ico tlon r a 1 star
D~sig n spec ifl c test do t o r e isler
Design s pecific test do l o r e i sler N
i Clock ond control sfgno ls
froM i ns truc tion reg ister , TAP controller . etc .
Figure 9·1 - An implementation of the group of test data registers
0 0 ......
![Page 14: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/14.jpg)
14
setTDI u1.mbist-csr start setTDI u1.alg walk1 drscan runtest 10000 set result [getTDO status] If {$result != pass} puts “memorybist failed”
![Page 15: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/15.jpg)
15
Core1 Core2
Core3 Core4
POD
# vendor supplied reg to temp conversion proc Reg2Temp { $regval $CorF } { … } # this proc returns a temperature and # high level warnings could be specified iProc -export init-setup-temp-check { } { iRead tempreg iApply set val [iGet tempreg] # convert reg value to temperature in Celsius set temp [Reg2Temp $val CEL] if {$temp > 70} { puts "Temperature is excessive $temp" } return $temp }
![Page 16: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/16.jpg)
16
HDL
EMS
![Page 17: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/17.jpg)
17
![Page 18: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/18.jpg)
18
• ICGS&A
• IC Design
• IC Package
• IC Test
• EcoSystem Test
System Design
Assem, Purch, etc
![Page 19: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/19.jpg)
19
•Changing temp • Std. FR4, multi-IC signals •Commodity LDOs, DC/DC • Tin Can Osc, System origin clocks •JTAG assisted Functional/BIST
•Stable temperature •50ohm ZT DUT card design, dedicated • Low noise Power, DC/DC converters • Perfect Low jitter, 50/50 duty clocks • BIST/Compression vectors, delay test
On-Chip test via IEEE 1149.1 - the lowest common denominator
![Page 20: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/20.jpg)
20
TEST DEBUG
CONFIGURATION With 1149.1/JTAG
1 11 11111 1 , , t ········-·-' Hi;;;;~ ::;;=; ....... ,_,_ ---.
![Page 21: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/21.jpg)
21
IP Block
TDR
![Page 22: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/22.jpg)
22
![Page 23: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/23.jpg)
23
![Page 24: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/24.jpg)
24
![Page 25: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/25.jpg)
25
![Page 26: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/26.jpg)
26
![Page 27: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/27.jpg)
27
![Page 28: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/28.jpg)
28
![Page 29: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/29.jpg)
29
IP Block
TDR
![Page 30: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/30.jpg)
30
![Page 31: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/31.jpg)
31
BIST
TAP
TDR Register
Logic block
IC
IC
![Page 32: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/32.jpg)
32
P1 PRBS
TAP
![Page 33: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/33.jpg)
33
HSIO Test IP
BLOCK
IC2
Far End
Loopback
![Page 34: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/34.jpg)
34
IP BLOCK IC2
IC1
TAP
TAP
![Page 35: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/35.jpg)
35
HDL
EMS
![Page 36: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/36.jpg)
36
![Page 37: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/37.jpg)
37
2.5V
INPUT ( Open0)
INPUT (Open1)
OUTPUT2
Bidir with Pull0
Bidir with Pull0
A
B
C
D
Control
Bidir with Pull0 Obstacle
INPUT ( PULL1)
POWER_POS1.8V
![Page 38: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/38.jpg)
38
D
+
-
MODE=1
VDD
HSIO
GND
![Page 39: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/39.jpg)
39
BER XMIT
BER RCVR
![Page 40: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/40.jpg)
40
IC1
ABCD
POWER_POS
DC/DC Converter
3.3V
POWER_0
IC2LINKAGE_INLINKAGE_INLINKAGE_INLINKAGE_IN
VREF_INDC/DC
Converter
2.5V
VREF_OUT
INPUT
INPUT
BIDIRBIDIRBIDIRBIDIR
![Page 41: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/41.jpg)
41
linkage_in
Linkage_ huffer
linkage_ mechanical
vref in
\Tef out
power_ O
power_pos
power_neg
A non-houncl11J1 scan analog input that does not source or sink
A non-boundary scan analog port capable of sourcing/ sinking Slgnificant current"' but does. not have a disable method. A non-electrical port used for positioning, heat sinks or other non-electrica] use. Til. ere is no connection to the · silicon.
A :non-boundary s.can wput reference voltage port
A non-boundary s.ca:n output reference voltage port
Zero volt Ports. These are ports which are nom1aUy associated 1\\i.tb GROUND. Ke)'\~'ord GROUND or GIXD is not used here in order to leave these \\'Of~ for signal names.
Power supply ports which receiYe a cons1ant potential with rec:,pect to 0 that i~ than zero Yobs.
Power supply port~ which reoei\·e a constant potential with res.Jlect to ower 0 that i~ less than zero volts.
![Page 42: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/42.jpg)
42
![Page 43: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/43.jpg)
43
BSDL for Internal JTAG TDR registers - for BIST/PLLs/SERDES IP blocks MNEMONICS for JTAG registers - Easy to remember words Package files for on-chip Infrastructure IP blocks - self-contained definitions for IIP PDL Script files for device initialization and IIP access - operates on registers, packages, Mnemonics
![Page 44: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/44.jpg)
44
IC_RESET
![Page 45: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/45.jpg)
45
IC_RESET Objectives Cause an on-chip reset to occur via TAP - emulate functionality of system reset pin Isolate on-chip logic from external system reset affects Enable control of on-chip POR resets in non-I/O domains Prevent loss of reset isolation/control when TAP enters Test-Logic-Reset State
![Page 46: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/46.jpg)
46
TRST* (if present) TAP POR* (if present)
RESET* •,--<>~~..-
0
(from TAP) Update stages
Domain 'N' Domain 1
ShifUCapture stages TDI - • • •
I B A B A L ___ j L _ __ _j L ___ _j
Additional domains for
additional reset pins
A) Reset-enable bit Reset-Hold Bit B) Reset-control bit Update is reset
separately from the rest of the register
![Page 47: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/47.jpg)
47
![Page 48: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/48.jpg)
48
![Page 49: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/49.jpg)
49
PCB Level
ObstacleLogicBIST
MemoryBIST
SystemReset
VoltageMonitor
SysReset
PCB Level
Obstacle
IC1
BOUNDARY REGISTER
TAP
INIT-DATA REGISTER
IR & Decode & Muxing
BIST Failure Data
For ATE
User Defined Chain(s)
DACADC0
1
PLL
0
1
On-chipReset via
TAP
PRBS
Protocol
Swing
CMMV
ECIDUnique ID
AC/DC
![Page 50: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/50.jpg)
50
Mode ._-------------~
(From TAP)
Reset* (from TAP)
>--- -e CH-Mode (to B-reg)
>----------. CH-Reset*
I Test Mode Persistence Controller I
Clamp_Hold_Decodea------1 J---1 D SET Q
Clamp_Release_Decode a-----1
TCK a-----------CLR Q
![Page 51: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/51.jpg)
51
G1
G1
0
11D
C1
1D
C1
To next cell Mode
ClockDR UpdateDR
ShiftDR
10
To SystemLogic
![Page 52: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/52.jpg)
52
INIT_SETUP/INIT_RUN
![Page 53: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/53.jpg)
53
INIT_SETUP & INIT_RUN
![Page 54: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/54.jpg)
54
New standard INIT_DATA
![Page 55: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/55.jpg)
55
Descriptions of I/O can be built into hierarchical blocks
![Page 56: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/56.jpg)
56
TypeC.BSDL TypeC.BSDL
U1 PCIe
U2 SRIO
U3 U4
iProc init_setup {} { iWrite IO1 PCIe iApply }
iProc init_setup {} { iWrite IO1 SRIO iApply }
IO1 IO1
U3.PDL U4.PDL
Board.PDL
iCall U3.init_setup iCall U4.init_setup
Board Test Engineer Developed via Software or from Templates from IC Vendor
Board Test Engineer Developed via Board Test Software, Automatically, assisted or manually
Why can’t I/O settings be delivered in BSDL?
![Page 57: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/57.jpg)
57
![Page 58: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/58.jpg)
58
TOR bit I I
.---~~-,__. _________ s_o"1?' To next bit
Shift_ <TOR> ShiftTdrBit I
ClR Q
Capture_ <TOR> capture T drBi t ClR Q
Update_ <TOR> Update T drBit I I
TCK ~---------..~-~
I I I I I I
--------------- I Reset*_<TOR> T -------- _____ -------------
![Page 59: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/59.jpg)
59
1-------- - -- I
I I 1---1 D SET Q ~-s_o_;l. To next bit
tdr_cap I PI
Shift <TOR> ~-__J ShiftTdrBit
Capture_ <TOR> .._ ___ ____J
Capture T drBit
TCK ~--------___J
I
CLR Q : I
I I
1 --~ PO
I I I
TOR bit I
![Page 60: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/60.jpg)
60
Sl From last bit
r------------------------.1 TOR b1t I
I o I I so
To next bit I I '--tiiJ-------' '-----:-!• Pulse 1 PO
Shift <TOR> ....._-=S.,.....,hift=TdrBit CLR Q
Capture_ <TOR> -.+---=c==-a-p,-tu-re-=T,...,.dr-=B~it CLR Q
Update- <TOR> ...,__,.U..,....p--:d---=at,......,eT=-d..,..,rB"""'i,....t ----J '------------------ '--------'
CLR Q TCK ~----------.----------------------J'---------' ~------
Reset* ......_ __________________________________ _._ ______________ _,~
I I I I I I I I
TCK ---fl-n--- ---fl-n---Update_ <TOR> ~ I ~ I
SO (scan data) - -1- 4 - t - ~ -
- - 1- -1 - t - 1- -
PO - - 1- ~- +- ~-~ I
~ I : : 7 I Monitor I I
No Pulse (SO=O) Pulse (80 =1)
![Page 61: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/61.jpg)
61
Values associated with register bit CAPTURES | DEFAULT | SAFE | RESETVAL Type of cell: NOPI | NOPO | NOUPD | MON | PULSE0 | PULSE1 | SHARED Reset (if present) : PORRESET | TRSTRESET | TAPRESET | CHRESET
![Page 62: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/62.jpg)
62
1- - - BOUNDARY REGISTER - - - 1
I I - - I NIT ·DATA REGISTER - -, I I I 1 I Register Segmentation and L Power domain control
------ -
DC/DC 1-1----l I ~ ----===~ ~ ~~ .._ __ __;_, ............. ~-~
mp_Hold instruction keeps 1/0 static during . •
I tests
PCB level
Obstacle
__ I • • •
..
I I I I I I
----1 I : .----1
I
I I L l-r.,.......~ •
I I •••••• I I
l----------- : On-chip : 1---r-
Reset via 1 1 .------
• • • . ... •
:
I .. II ··~ -~ -TAP : : Memory I I BIST .---- ......... ~ ... +IIIII ....... ~ I I
System Reset
SysReset
IC1
•• • I t--r-.,.......~-1
• •••••••• I I
11111 IR& Decode &
Muxing
TAP
I I I
=...-=...-.:.. J
PCB level
Obstacle
ur1 U:)D
![Page 63: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/63.jpg)
63
"Ready to scan"
TPI ~ s 1 c ....... s_o __ .....
(Pou Segmentselector
Excludable Segment - f
Cell TOR>~.-----------~
Shift <TOR> ~a------------'
TOR>~.-----------~
.... ,..
![Page 64: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/64.jpg)
64
TPI ~ s1 c so s1 C t-so ___ -1 Excludable Segment -~
~~--~--~-----
(POU (POU Domain- .,, Segment-control selector
Cel l Cell Capture_ <TOR> ~.,...._ _____ ___.
Shift_ <TOR> ~.,...._ _______ __,
date <TOR> ~....,__ _________ ___,
"" ,
![Page 65: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/65.jpg)
65
BSDL keywords allow one to describe DOMAIN, or if externally powered, DOMAIN_EXTERNAL and SEGSEL (SEGSTART) and SEGMUX (SEGEND) <association type>::= DOMAIN | DOMAIN_EXTERNAL | SEGSEL | SEGMUX <association name>::= <VHDL identifier>
![Page 66: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/66.jpg)
66
\
\ Mission mode
1149.1 Gating Logic
HOM I
Power Controller
USB OTG
![Page 67: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/67.jpg)
67
attribute REGISTER_ASSEMBLY of PwrDomStruc : entity IS "Reg1 ( "& "(hdmi_pwr IS DomCtrl Domain(D1) CHReset), "& "(micro_sd_pwr IS DomCtrl Domain(D2) CHReset), "& "(usbotg_pwr IS DomCtrl Domain(D3) CHReset), "& "(micro_sd_sel IS SegSel Domain(D2) Segment(S2) CHReset)), "&
![Page 68: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/68.jpg)
68
"Reg2 ( "& "(hdmi_sel IS SegSel Domain(D1) CHReset), "& "(hdmi IS hdmi_seg), "& "(hdmi_mux IS SegMux), "& "(usb_otg_sel IS SegSel Domain(D3) CHReset), "& "(usb_otg IS usb_otg_seg), "& "(usb_otg_mux IS SegMux), "& "(SerDes_sel IS SegSel Domain_External(D4) CHReset), "& "(SerDes IS SerDes_seg), "& "(SerDes_mux IS SegMux), "& "(micro_sd_start IS SegStart Segment(S2)), "& "(micro_sd IS microsd_seg), "& "(micro_sd_mux IS SegMux) )"; Attribute Register_Port_Association of PwrDomStruc : entity is "SerDes sel : (Ext Pwr pin) "; -- See next clause.
![Page 69: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/69.jpg)
69
TYPEA and TYPES BSDL ... use STD _1149 _1_2012.all use MEMB.all
BSDL Package LIB STD_1149_1_2012.pac MEMB.pac
POL LIB MEMB.PDL SERDBIST.PDL
![Page 70: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/70.jpg)
70
![Page 71: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/71.jpg)
71
Basic Register Fields
attribute REGISTER_FIELDS of INIT_Example : entity is "init_data ( "& "(Clock[5] IS (504 DOWNTO 500) ), "& "(Voltage[2] IS ( 101 DOWNTO 100) ) "& ");"
BSDL syntax for “INIT_DATA” and For Clause 9 user defined TDRs
![Page 72: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/72.jpg)
72
REGISTER_MNEMONICS
attribute REGISTER_MNEMONICS of SERDES : package is " Protocol ( “ & " OFF (0b000) <I/Os powered down>, "& " PCIe (0b001) <PCI Express>, "& " SATA (0b010) <SATA>, "& " SRIO (0b011) <Serial RapidIO>, "& " XAUI (0b100) <XAUI>, "& " Rsvd1 (0b101) <Undefined, do not use>"& )," & "Voltage ( " & " 500MV (b00), "& " 800MV (b01), "& "1400MV (b10) <Do not use!>)";
![Page 73: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/73.jpg)
73
Basic Register Fields with Mnemonics
attribute REGISTER_FIELDS of INIT_Example : entity is "init_data ( "& "(Clock[5] IS (504 DOWNTO 500) Default(Clockset(100Mhz) ), "& "(Protocol[3] IS (302 DOWNTO 300) Default(Protocol (off) ), "& "(Voltage[2] IS ( 101 DOWNTO 100) RESETVAL(11) ), "& "(Reserved [20] IS ( 19 DOWNTO 0))"& ")" & “myTDR ( "& "(Addr[64] IS (163 DOWNTO 100) ), "& “(Data[64] IS (227 DOWNTO 164) ), "& “(WE[1] IS (228) RESETVAL(1) ), "& “(TempMON[7] IS (236 DOWNTO 229)) "& );” Sparse definitions compared to register length
User Defined
TDR
![Page 74: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/74.jpg)
74
PROTOCOL 1 ( 10) OFF 0000000000 0000000000
PROTOCOL2 ( 10) OFF ii oooo1ooooQI 0000100000 ...... SRIO SlJING(2) 00 00 POE~
PLL(2) X6.UI 1.0 101 · ~
CAl·IB IST ( 2) STOP 00 00
CKMSTATUS(2) 00 10 10 1
LBIST(2) RUN 00 00
LBISTSTATUS ( 1) 0 PASS PASS II
HODESTATUS(1) 0 0
ST.ATUS 1 ( 1) 0 PASS
![Page 75: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/75.jpg)
75
Device PDL (Procedure Definition Language) - Board specific
Proc init_setup {} { iWrite Clock F125Mhz # use of mnemonics iWrite Voltage 800MV iWrite Protocol PCIe iApply } Proc init_status {} { iRead Status(1) Pass # use of mnemonics iApply }
![Page 76: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/76.jpg)
76
Some PDL Commands iWrite <reg> <value> | mnemonic iRead <reg> <expected> | mnemonic iApply # perform DR scan RTI-RTI iPrefix <dotted path> # iPrefix bank0.serdes iReset # Test Logic Reset iEndState RTI | PDR # set end state iRunloop <TCK-Count> # Loop in RTI iCall <iproc name>
![Page 77: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/77.jpg)
77
iPrefix U1 # U1.LBIST # run some basic tests on registers iWrite LBIST RUN # bit-position independent regs iApply iRunLoop 300000 iRead LBISTSTATUS PASS # check that LBIST passed iApply iWrite SWING S400MV # set differential Swing to 400mv iWrite PROTOCOL1 SRIO # set protocol to SRIO iApply iWrite CAMBIST RUN # execute CAM BIST iApply iRead CAMSTATUS DONE
![Page 78: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/78.jpg)
78
3 SERDES with init_data Registers Common PLL BSDL with package files allows Hierachical access to pre-defined Registers
Extra Bit
![Page 79: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/79.jpg)
79
PACKAGE XYZ_IO IS USE Std_1149_1_2012.all; attribute REGISTER_MNEMONICS of XYZ_IO : package IS "SerDes_Protocol (off (000) <Powered down>, "& " PCIe (001) <PCIExpress>, "& " SATA (010) <SATA>, "& " SRIO (011) <Serial RapidIO>, "& " XAUI (101) <XAUI>, "& " Resvd1 (11X) <Undefined - Do Not Use>), "& "SerDes_TX_Outputs (off (00) <Powered down>, "& -- Output driver swing level " Full_Swing (01) <100% Swing>, "& " Swing_p75 (10) <75% Swing>, "& " Swing_p527 (11) <52.7% Swing Not legal if XAUI is protocol>), "&
![Page 80: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/80.jpg)
80
attribute REGISTER_FIELDS of XYZ_IO : package IS "Channel [5] ( "& "Protocol[3] (2, 0, 1) IS DEFAULT (SerDes_Protocol (PCIe)) "& “ RESETVAL(SerDes_Protocol (off)), "& "TX_Swing [2] (3, 4) IS DEFAULT (SerDes_TX_Outputs (off)) "& "), "& END XYZ_IO; -------------------------------------------------------------------------------- PACKAGE BODY XYZ_IO IS USE Std_1149_1_2012.all; END XYZ_IO;
Package File Cont’d
![Page 81: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/81.jpg)
81
Register assembly – bits predefined defined – length calculated by BSDL reader
Use XYZ_IO.all; Use XYZ_PLL.all; -- stuff removed for brevity attribute REGISTER_ASSEMBLY of INIT_Example : entity is "init_data ( "& “ (USING XYZ_PLL), “ & “ ( P1 is Settings), “ & “ ( USING XYZ_IO ), “ & “( Array SerDes(1 TO 2) is Channel), “ & “( dummy[1] ), “ & “( SerDes( 0) is Channel ), “ & “( reserved[105] )“ & ");“
SERDES SERDES SERDES Rsrvd TDI TDO PLL
![Page 82: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/82.jpg)
82
attribute REGISTER_PORT_ASSOCIATION ("& "SerDes00_PRBS (SD_RX(0), SD_RX_B(0), SD_TX(0), SD_TX_B(0)),"& "SerDes01 (SD_RX(1), SD_RX_B(1), SD_TX(1), SD_TX_B(1)) “;
![Page 84: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/84.jpg)
84
![Page 85: IEEE 1149.1-2013 Addresses Challenges in Test Re-Use from IP to IC to Systems](https://reader034.vdocuments.us/reader034/viewer/2022042522/55a8e63a1a28ab6c2f8b46c3/html5/thumbnails/85.jpg)
85