ice-dip project parallel processing on many-core processors ice-dip introduction at intel ›...
TRANSCRIPT
![Page 1: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/1.jpg)
ICE-DIP projectParallel processing on Many-Core processors
ICE-DIP introduction at Intel› 22/7/2014
![Page 2: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/2.jpg)
2
Agenda
22/07/2014Przemysław Karpiński – ICE-DIP Project
CERN experiments and Online processing
High Level Trigger (HLT) architecture
The ICE-DIP Project
The research focus
![Page 3: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/3.jpg)
3
Physics Experiments at CERN
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 4: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/4.jpg)
4
Particle Detector
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 5: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/5.jpg)
5
Online processing system
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 6: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/6.jpg)
6
Trigger Data Acquisition(TDAQ) system – ATLAS, before upgrade
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 7: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/7.jpg)
7
Trigger Data Acquisition(TDAQ) system – ATLAS, after upgrade
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 8: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/8.jpg)
822/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 9: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/9.jpg)
Science and Technology PoW reference
Theme Researcher WP ESR Challenge Research
SiliconPhotonics
Marcel Zeiler
WP1 ESR1 Need affordable, highthroughput, radiation tolerantlinks
Design, manufacture, test under stress a Si-photonics link
Reconfi-gurableLogic
Srikanth Sridharan
WP2 ESR2 Reconfigurable logic is usedwhere potentially moreprogrammable CPUs could be proposed
A hybrid CPU/FPGA data pre-processingsystem
DAQnetworks
Grzegorz Jereczek
WP3 ESR3 Bursts in traffic are nothandled well by off-the-shelfnetworking equipment
Loss-less throughput up to multiple Tbit/swith new protocols
Highperformancedata filtering
Aram Santogidis
Przemysław Karpiński
WP4 ESR4 Accelerators need networkdata, but have very limitednetworking capabilities
Direct data access for accelerators (network-bus-devices-memory)
ESR5 Benefits of new computingarchitectures are rarely fullyexploited by software
Find and exploit parallelization opportunitiesand ensure forward scaling in DAQ networks
Material from Andrzej Nowak - ICE-DIP overview
![Page 10: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/10.jpg)
10
7 Degrees Of Freedom
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
![Page 11: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/11.jpg)
11
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
![Page 12: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/12.jpg)
12
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
![Page 13: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/13.jpg)
13
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
![Page 14: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/14.jpg)
14
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
Can we predict operation
dependencies?
![Page 15: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/15.jpg)
15
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
Can we predict operation
dependencies?
Are ports equally
capable?
![Page 16: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/16.jpg)
16
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
Can we predict operation
dependencies?
Are ports equally
capable?
Are threads competing for
resources?
![Page 17: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/17.jpg)
17
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
Can we predict operation
dependencies?
Are ports equally
capable?
Are threads competing for
resources?
Are the cores competing for
resources?
![Page 18: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/18.jpg)
18
7 Degrees Of Freedom Prison
22/07/2014Przemysław Karpiński – ICE-DIP Project
Picture from: A. Nowak – „The evolving marriage of hardware and software”
Increase clock, increase speed. Can we do that?
Do we have vectors ready for computation?
Can we predict operation
dependencies?
Are ports equally
capable?
Are threads competing for
resources?
Are the cores competing for
resources?
Are the sockets communicating
with each other?
![Page 19: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/19.jpg)
19
CERN software
› Multiple „big” frameworks
› Code developed by physicists
› Code developed in a hurry
› Detector systems specific knowledge
› Development criteria change over time
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 20: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/20.jpg)
20
CERN software
› Multiple „big” frameworks- >250000 C++ code lines
› Code developed by physicists - unexperienced in computer science
› Code developed in a hurry - people employeed for short term contracts
› Detector systems specific knowledge- custom hardware
› Development criteria change over time- physics change
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 21: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/21.jpg)
21
Many-core processors in high throughput data filtering applications
22/07/2014Przemysław Karpiński – ICE-DIP Project
Will conduct research on the Intel Xeon Phi:
• Time and energy costs in the context of High Energy Physics
• Programmability in terms of existing frameworks
• Deployment model and scalability
• Performance tuning methodology
![Page 22: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/22.jpg)
22
Current Ideas
› Implicit vectorization library (www.agner.org/optimize)
› Template metaprogramming for high hardware utilisation
› LHCb Framework abstraction Layer for MIC (http://proj-gaudi.web.cern.ch/proj-gaudi/)
› Performance Auto-tuning
22/07/2014Przemysław Karpiński – ICE-DIP Project
![Page 23: ICE-DIP project Parallel processing on Many-Core processors ICE-DIP introduction at Intel › 22/7/2014](https://reader038.vdocuments.us/reader038/viewer/2022110100/56649e4f5503460f94b47220/html5/thumbnails/23.jpg)
23
Questions and Answers
22/07/2014Przemysław Karpiński – ICE-DIP Project
?