i semester decs - gmritgmrit.org/resources/pgsyllabus_ece.pdf · 1.embedded system design-a unified...
TRANSCRIPT
![Page 1: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/1.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
KAKINADA 533 003
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
Specialization: DECS
COURSE STRUCTURE
Code Name of the Subject L P C INT EXT TOTAL
Core
1. Digital System Design 4 - 8 40 60 100
2. VLSI Technology & Design 4 - 8 40 60 100
3. Digital Data Communications 4 - 8 40 60 100
4. Detection & Estimation of Signals 4 - 8 40 60 100
Elective I
1. Advanced Digital Signal Processing 4 - 8 40 60 100
2. Transform Techniques
Elective II
1. Embedded & Real Time Systems 4 - 8 40 60 100
2. Coding Theory & Practice
Laboratory
1. HDL Programming Laboratory - 4 4 40 60 100
![Page 2: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/2.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
DIGITAL SYSTEM DESIGN
UNIT – I DESIGN OF DIGITAL SYSTEMS: ASM charts, Hardware description language and control sequence
method, Reduction of state tables, state assignments.
UNIT – II SEQUENTIAL CIRCUIT DESIGN: design of Iterative circuits, design of sequential circuits using ROMs
and PLAs, sequential circuit design using CPLD, FPGAs.
UNIT – III FAULT MODELING: Fault classes and models – Stuck at faults, bridging faults, transition and
intermittent faults. TEST GENERATION: Fault diagnosis of Combinational circuits by conventional
methods – Path
Sensitization technique, Boolean difference method, Kohavi algorithm.
UNIT – IV TEST PATTERN GENERATION: D – algorithm, PODEM, Random testing, transition count testing,
Signature analysis and testing for bridging faults.
UNIT – V FAULT DIAGNOSIS IN SEQUENTIAL CIRCUITS: State identification and fault detection experiment.
Machine identification, Design of fault detection experiment.
UNIT – VI PROGRAMMING LOGIC ARRAYS: Design using PLA’s, PLA minimization and PLA folding.
UNIT – VII PLA TESTING: Fault models, Test generation and Testable PLA design.
UNIT – VIII
ASYNCHRONOUS SEQUENTIAL MACHINE: fundamental mode model, flow table, state reduction,
minimal closed covers, races, cycles and hazards.
TEXT BOOKS:
1. Z. Kohavi – “Switching & finite Automata Theory” (TMH)
2. N. N. Biswas – “Logic Design Theory” (PHI)
3. Nolman Balabanian, Bradley Calson – “Digital Logic Design Principles” – Wily Student Edition
2004.
REFRENCE BOOKS:
1. M. Abramovici, M. A. Breues, A. D. Friedman – “Digital System Testing and Testable Design”, Jaico
Publications
2. Charles H. Roth Jr. – “Fundamentals of Logic Design”.
3. Frederick. J. Hill & Peterson – “Computer Aided Logic Design” – Wiley 4th Edition.
w.e.f 2009-2010
![Page 3: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/3.jpg)
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
VLSI TECHNOLOGY & DESIGN
UNIT – I REVIEW OF MICROELECTRONICS AND INTRODUCTION TO MOS TECHNOLOGIES: (MOS,
CMOS, Bi CMOS) Technology trends and projections.
UNIT – II BASIC ELECTRICAL PROPERTIES OF MOS, CMOS & BICOMS CIRCUITS: Ids-Vds relationships,
Threshold voltage Vt, Gm, Gds and Wo, Pass Transistor, MOS,CMOS & Bi CMOS Inverters, Zpu/Zpd,
MOS Transistor circuit model,Latch-up in CMOS circuits.
UNIT – III LAYOUT DESIGN AND TOOLS: Transistor structures, Wires and Vias , Scalable Design rules ,Layout
Design tools.
UNIT – IV LOGIC GATES & LAYOUTS: Static complementary gates, switch logic, Alternative gate circuits, low
power gates, Resistive and Inductive interconnect delays.
UNIT – V
COMBINATIONAL LOGIC NETWORKS: Layouts, Simulation, Network delay, interconnect design,
power optimization, Switch logic networks, Gate and Network testing.
UNIT – VI SEQUENTIAL SYSTEMS: Memory cells and Arrays, clocking disciplines, Design ,power optimization,
Design validation and testing.
UNIT – VII
FLOOR PLANNING & ARCHITECTURE DESIGN: Floor planning methods, off-chip connections,
High-level synthesis, Architecture for low power, SOCs and Embedded CPUs, Architecture testing.
UNIT – VIII
INTRODUCTION TO CAD SYSTEMS (ALGORITHMS) AND CHIP DESIGN: Layout Synthesis and
Analysis, Scheduling and printing; Hardware/Software Co-design, chip design methodologies- A
simpleDesign example-
TEXT BOOKS:
1. Essentials of VLSI Circuits and Systems, K. Eshraghian et . al( 3 authors) PHI of India Ltd.,2005
2. Modern VLSI Design, 3rd Edition, Wayne Wolf ,Pearson Education, fifth Indian Reprint, 2005.
REFERENCES:
1. Principals of CMOS Design – N.H.E Weste, K.Eshraghian, Adison Wesley, 2nd
Edition.
2. Introduction to VLSI Design – Fabricius, MGH International Edition, 1990.
3. CMOS Circuit Design, Layout and Simulation – Baker, Li Boyce, PHI, 2004. 3
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
![Page 4: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/4.jpg)
M. Tech- I Semester
DIGITAL DATA COMMUNICATIONS
UNIT I DIGITAL MODULATION TECHNIQUES:
FSK , MSK , BPSK , QPSK , 8-PSK , 16-PSK , 8- QAM , 16- QAM , Band width efficiency carrier
recovery DPSK , clock recovery , Probability of error and bit error rate.
UNIT II
Data Communications ; Serial , Parallel configuration , Topology , Transmission modes , codes , Error
Control Synchronization, LCU.
UNIT III
Serial and Parallel Interfaces , Telephone Networks and Circuits , Data modems.
UNIT IV
Data Communication Protocols , Character and block Mode ,Asynchronous and Synchronous Protocols,
public Data Networks , ISDN.
UNIT V
LOCAL AREA NETWORKS: token ring, Ethernet, Traditional, Fast and GIGA bit Ethernet, FDDI
UNIT VI
DIGITAL MULTIPLEXING : TDM , T1 carrier , CCITT , CODECS, COMBO CHIPS , North American
Hierarchy , Line Encoding , T-carrier , Frame Synchronization Inter Leaving Statistical TDM FDM ,
Hierarchy ,Wave Division Multiplexing .
UNIT VII
WIRELESS LANS
IEEE 802.11 Architecture Layers, Addressing, Blue Tooth Architecture Layers, l2 Cap, Other Upper
Layers .
UNIT VIII
MULTI MEDIA
Digitalizing Video and Audio Compression Streaming Stored and Live Video and Audio , Real Time
Interactive Video and Audio , VOIP
TEXT BOOKS
1. Electronic communication systems, fundamentals through advanced - W. TOMASI, Pearson 4th
Edition.
2. Data communication and networking - B.A. Forouzen
![Page 5: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/5.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
DETECTION AND ESTIMATION OF SIGNALS
UNIT I
Introduction to Discrete-time signals:- Fourier Transform of a discrete time signal. Amplitude and phase
spectrum. Frequency content and sampling rates. Transfer function. Frequency response.
UNIT II
Random – Discrete-time signals:- Review of probability – Random data – Generation of Pseudo-random
noise – Filtered signals – Autocorrelation and power spectral density – Sampling band – Limited random
signals.
UNIT III
Detection of signals in noise:- Minimum probability of Error Criterion – Neyman – Person criterion for
Radar detection of constant and variable – amplitude signals – Matched filters. Optimum formulation –
Detection of Random signals – Simple problems thereon with multisample cases.
UNIT IV
Estimation of signals in noise:- Linear mean squared estimation – Non linear estimates – MLP and ML
estimates – Maximum likelihood estimate of parameters of linear system. Simple problems thereon.
UNIT V
Recursive linear mean squared estimation:- Estimation of a signal parameter. Estimation of time-varying
signals – Kalman filtering – Filtering signals in noise – Treatment restricted to two variable case only –
Simple problems.
TEXT BOOKS
1. Signal processing: Discrete Spectral analysis, Detection and Estimation, Mischa Schwartz and Leonard
Shaw, Mc-Graw Hill Book Company, 1975.
REFERENCES
1. E.L. Van Trees, Detection, Estimation and Modulation Theory, Wiley,
New York, 1968.
2. Shanmugam and Breipohl, ‘Detection of signals in noise and estimation’, John Wiley & Sons, New
York, 1985.
3. Srinath, Rajasekaran & Viswanathan, Introduction to statistical Signal processing with Applications,
Prentice Hall of India, New Delhi, 110 001,1989.
w.e.f 2009-2010 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
![Page 6: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/6.jpg)
M. Tech- I Semester
ADVANCED DIGITAL SIGNAL PROCESSING(Elective-I)
UNIT I DISCRETE FOURIER TRANSFORMS: Properties of DFT, Linear Filtering methods based on the DFT, Overlap-save,
Overlap -Add methods, frequency analysis of signals.
UNIT II
FAST FOURIER TRANSFORMS : Radix-2 FFT and Split- Radix FFT algorithms The Goertzel and Chirp Z transform
algorithms
UNIT III
DESIGN OF IIR FILTERS: Design of IIR filters using Butterworth & Chebyshev approximations, frequency transformation
techniques, structures for IIR systems –cascade, parallel, lattice & lattice-ladder structures.
UNIT IV
DESIGN OF FIR FILTERS: Fourier series method, Windowing techniques, design of digital filters based on least – squares
method, pade approximations, least squares design, wiener filter methods, structures for FIR systems –cascade, parallel, lattice
& lattice-ladder structures.
UNIT V MULTI RATE SIGNAL PROCESSING : Decimation by a factor D, Interpolation by a factor I ,Sampling rate conversion by a
rational factor I/D, Filter design & Implementation for sampling rate conversion.
UNIT VI
POWER SPECTRAL ESTIMATION: Estimation of spectra from finite duration observation of signals, Non-parametric
methods :Bartlett ,Welch & Blackmann & Tukey methods.
UNIT VII
PARAMETRIC METHODS FOR POWER SPECTRUM ESTIMATION: Relation between auto correlation & model
parameters, Yule-Waker & Burg Methods, MA & ARMA models for power spectrum estimation.
UNIT VIII
Analysis of finite wordlength effects in fixed-point DSP systems – Fixed ,Floating Point Arhimetic – ADC quantization noise &
signal quality – Finite wordlength effect in IIR digital Filters – Finite word-length effects in FFT algorithms.
TEXTBOOKS 1. Digital Signal Processing –Principles, Algorithms Applications by J.G.Proakis & D.G.Manolokis, PHI.
2. Discrete Time signal processing - Alan V Oppenheim & Ronald W Schaffer, PHI.
3. DSP – A Pratical Approach – Emmanuel C.Ifeacher Barrie. W. Jervis, Pearson Education.
REFERENCES
1. Modern spectral Estimation techniques by S. M .Kay, PHI, 1997
![Page 7: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/7.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
EMBEDDED AND REAL TIME SYSTEMS ( Elective –II )
UNIT I: INTRODUCTION
Embedded systems over view, design challenges, processor technology, Design technology, Trade-offs.
Single purpose processors RT-level combinational logic, sequential logic(RT-level), custom purpose
processor design(RT -level), optimizing custom single purpose processors.
UNIT II: GENERAL PURPOSE PROCESSORS
Basic architecture, operations, programmer’s view, development environment, Application specific
Instruction –Set processors (ASIPs)-Micro controllers and Digital signal processsors.
UNIT III: STATE MACHINE AND CONCURRENT PROCESS MODELS
Introduction, models Vs Languages, finite state machines with data path model(FSMD),using state
machines, program state machine model(PSM, concurrent process model, concurrent processes,
communication among processes, synchronization among processes, Implementation, data flow model,
real-time systems.
UNIT IV: COMMUNICATION PROCESSES
Need for communication interfaces, RS232/UART, RS422/RS485,USB, Infrared, IEEE1394 Firewire,
Ethernet, IEEE 802.11, Blue tooth.
UNIT V: EMBEDDED/RTOS CONCEPTS-I
Architecture of the Kernel, Tasks and task scheduler, interrupt service routines, Semaphores, Mutex.
UNIT VI: EMBEDDED/RTOS CONCEPTS-II
Mailboxes, Message Queues, Event Registers, Pipes-Signals.
UNIT VII: EMBEDDED/RTOS OCNCEPTS-III
Timers-Memory Management-Priority inversion problem-embedded operating systems-Embedded Linux-
Real-time operating systems-RT Linux-Handheld operating systems-Windows CE.
UNIT VIII: DESIGN TECHNOLOGY
![Page 8: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/8.jpg)
Introduction, Automation, Synthesis, parallel evolution of compilation and synthesis, Logic synthesis, RT
synthesis, Behavioral Synthesis, Systems Synthesis and Hard ware/Software Co-Design, Verification,
Hardware/Software co-simulation, Reuse of intellectual property codes.
TEXT BOOKS
1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis,
John Wiley & Sons, Inc.2002.
2. Embedded/Real Time Systems- KVKK prased, Dreamtech press-2005.
3. Introduction to Embedded Systems - Raj Kamal, TMS-2002.
REFERENCE BOOKS
1. Embedded Microcomputer Systems-Jonathan W.Valvano, Books/Cole,Thomson Leaarning.
2. An Embedded Software Primer- David E.Simon, pearson Ed.2005
![Page 9: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/9.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
CODING THEORY & PRACTICE(Elective-II)
UNIT-I
Information Theory : Entropy, Information rate,source coding : Shannon-Fano and Huffman coding
techniques,Mutal Information, Channel capacity of Discrete Channel, Shannon- Hartly law, Trade-off
between bandwidth and SNR.
UNIT II
Introduction and Overview Error Control Codes: Examples of the use of error control codes,basic
notions,coding gain. Characterization of Error control codes performance of error control codes,
comparision of uncoded and coded systems.
UNIT III
Convolution Codes: Convolution encoders , structural properties of convolution codes,Trelis
Diagrams,Viterbi Algorithm, Perforrmance Analysis.
UNIT IV
Linear Block Codes: Linear block Codes and their properties, standard arrays, Syndromes,Weight
Distribution. Error Detection/Correction Properties, Modified Linear block codes.
UNIT V
Finite Fields: groups, Rings, Fields Properties of finite Fields, Extension Fields, Polynomials over Finite
Fields, Minimal Polynomials, Conjugates.
UNIT VI
Cyclic Codes : General theory, Shift Register Implementtions, Shortened Cyclic codes, CRCs for Error
Detection.
UNIT VII
BCH and RS Codes : Algebric Description, Frequency Domain Description, Decoding Algorithms for
BCH and RS Codes.
UNIT VIII
Applications: Concatenated Codes, Interleaves, The Compact Disc, Codes for Magnetic recording.
TEXT BOOKS: 1. Stephen B.Wicker Error Control Systems for Digital Communication and storage,
Prenticc Hall. 1995ISBN 0-13-200809-2
2. Kennedy, Electronic Communication systems, Mc Graw Hill.
REFERENCE BOOKS:
1. John Proakis, Digital Communications, TMH
2. Simon Haykin, Communication Systems.
![Page 10: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/10.jpg)
w.e.f 2009-2010
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- I Semester
HDL PROGRAMMING LABORATORY
1. Digital Circuits Design (Sub-System Level) Description using Verilog and VHDL.
2. Verification of the Functionality of Designed Circuits using functional Simulator.
3. Timing simulation for critical path time calculation.
4. Synthesis Reports of top-order designed Digital circuits.
5. Place and Route techniques for major FPGA vendors such as Xilinx, Altera and Actel etc.
6. Implementation of Designed Digital Circuits using FPGA and CPLD devices.
![Page 11: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/11.jpg)
w.e.f. 2009-10
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA
KAKINADA 533 003
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M. Tech- II Semester
Specialization: DECS
COURSE STRUCTURE
Code Name of the Subject L P C INT EXT TOTAL
Core
1.Wireless Communication & Networks 4 - 8 40 60 100
2.Analog & Digital IC Design 4 - 8 40 60 100
3.DSP Processors & Architecture 4 - 8 40 60 100
4.Optical Communication 4 - 8 40 60 100
Elective III
1. Radar Signal Processing 4 - 8 40 60 100
2. System Modeling & Simulation
Elective IV
1. Internet Protocols 4 - 8 40 60 100
2. Network Security and Cryptography
Laboratory
Advanced Signal Processing Laboratory - 4 4 40 60 100
![Page 12: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/12.jpg)
WIRELESS COMMUNCIATIONS AND NETWORKS
UNIT I
WIRELESS COMMUNICATIONS & SYSTEM FUNDAMENTALS: Introduction to wireless
communications systems, examples, comparisons & trends. Cellular concepts-frequency reuse,
strategies, interference & system capacity, trucking & grade of service, improving coverage
&capacity in cellular systems.
UNIT II
MULTIPLE ACCESS TECHNIQUES FOR WIRELESS COMMUNICATION: FDMA, TDMA,
SSMA (FHMA/CDMA/Hybrid techniques),SDMA technique(AS applicable to wireless
communications).Packet radio access-protocols, CSMA protocols ,reservation protocols ,capture
effect in packet radio , capacity of cellular systems .
UNIT III
WIRELESS NETWORKING: Introduction, differences in wireless & fixed telephone networks,
traffic routing in wireless networks –circuit switching, packet switching X.25 protocol.
UNIT IV
Wireless data services – cellular digital packet data (CDPD), advanced radio data information
systems, RAM mobile data (RMD). Common channel signaling (CCS), ISDN-Broad band ISDN
& ATM ,Signaling System no .7(SS7)-protocols, network services part, user part, signaling
traffic, services & performance.
UNIT V
MOBILE IP AND WIRELESS APPLICATION PROTOCOL: Mobile IP Operation of mobile
IP, Co-located address, Registration, Tunneling, WAP Architecture, overview, WML scripts,
WAP service, WAP session protocol, wireless transaction, Wireless datagram protocol.
UNIT VI
WIRELESS LAN TECHNOLOGY: Infrared LANs, Spread spectrum LANs, Narrow bank
microwave LANs, IEEE 802 protocol Architecture, IEEE802 architecture and services, 802.11
medium access control, 802.11 physical layer.
UNIT VII
BLUE TOOTH : Overview, Radio specification, Base band specification, Links manager
specification, Logical link control and adaptation protocol. Introduction to WLL Technology.
![Page 13: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/13.jpg)
UNIT VIII
MOBILE DATA NETWORKS : Introduction, Data oriented CDPD Network, GPRS and higher
data rates, Short messaging service in GSM, Mobile application protocol.
TEXTBOOKS
Wireless Communication and Networking – William Stallings, PHI, 2003.
Wireless Communications, Principles, Practice – Theodore, S. Rappaport, PHI, 2nd Edn., 2002.
Principles of Wireless Networks – Kaveh Pah Laven and P. Krishna Murthy,Pearson Education,
2002.
REFERENCES
1. Wireless Digital Communications – Kamilo Feher, PHI, 1999.
![Page 14: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/14.jpg)
ANALOG AND DIGITAL IC DESIGN
UNIT-I
OPERATIONAL AMPLIFIERS: General considerations one – state op-amps, two stage op-
amps-gains boosting stage- comparison I/P range limitations slew rate. CURRENT MIRRORS
AND SINGLE STAGE AMPLIFIERS: simple COMS, 3JT current mirror,, Cascode Wilson
Wilder current mirrors. Common Source amplifier source follower, common gate amplifier
NOISE: Types of Noise – Thermal Noise-flicker noise- Noise in opamps- Noise in common
source stage noise band width.
UNIT-II
PHASED LOCKED LOOP DESIGN: PLL concepts- The phase locked loop in the locked
condition Integrated circuit PLLs – phase Detector- Voltage controlled oscillator case study:
Analysis of the 560 B Monolithic PLL.
SWITHCHED CAPACITORS CIRCUITS: Basic Building blocks op-amps capacitors switches –
non-over lapping clocks-Basic operations and analysis-resistor equivalence of la switched
capacitor- parasitic sensitive integrator parasitic insensitive integrators signal flow graph
analysis-First order filters- switch sharing fully differential filters – charged injections-switched
capacitor gain circuits parallel resistor –capacitor circuit – preset table gain circuit – other
switched capacitor circuits – full wave rectifier – peak detector sinusoidal oscillator.
UNIT-III
LOGIC FAMILIES & CHARACTURISTICS : COMS, TTL, ECL, logic families COMS / TTL,
interfacing comparison of logic families.
COMBINATIONAL LOGIC DESIGN USING VHDL: VHDL modeling for decoders, encoders,
multiplexers, comparison, adders and subtractors .
SEQUENCIAL IC DESIGN USING VHD: VHDL modeling for larches, flip flaps, counters,
shift registers, FSMs.
UNIT-IV
DIGITAL INTEGRADED SYSTEM BUILDING BLOCKS: Multiplexers and decoders – barrel
shifters counters digital single bit adder
MEMORIES: ROM: Internal structure 2D decoding commercial type timing and applications
CPLD: XC 9500 series family CPLD architecture – CLB internal architecture, I/O block internal
structure .
![Page 15: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/15.jpg)
FPGA: Conceptual of view of FPGA – classification based on CLB internal architecture I/O
block architecture.
UNIT-V
COMPORATORS: Using an op-amp for a comparator-charge injection errors- latched
comparator
NYQUIST RATE D/A CONVERTERS: Decoder based converter resistor storing converters
folded resister string converter – Binary scale converters – Binary weighted resistor converters
– Reduced resistance ratio ladders – R-2R based converters – Thermometer code current mode
D/A converters.
NYQUIST RATE A/D CONVERTERS: Integrating converters – successive approximation
converters. DAC based successive approximation – flash converters time interleaved A/D
converters.
REFERENCES:
Analog Integrated circuit Design by David A Johns, Ken Martin, John Wiley & Sons.
Analysis and design of Analog Integrated Circuits, by Gray, Hurst Lewis, Meyer. John Wiley &
Sons.
Design of Analog CMOS Integrated Circuits, Behzad Razavi, TMH
Digital Integrated Circuit Design by Ken Martin, Oxford University 2000
Digital Design Principles & Practices” by John F Wakerly, Pearson Education & Xilinx Design
Series, 3rd Ed.(2002)
SUGGESTED READING
Ken Martin, Digital Integrated Circuit Design Oxford University,2000.
John F Wakerly, “Digital Design Principles & Practices”, Pearson Education & Xilinx Design
Series, 3rd Ed.(2002)
Samir Palnitkar, “Verylog HDL-A Guide to Digital Design and Synthesis”, Prentice Hall India,
(2002)
Douglas J Smith, “HDL Chip Design, a practical Guide for Designing, Synthesizing and
simulating ASICs and FPGAs using VHDL or Verilog, Doone Publications, (1999).
![Page 16: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/16.jpg)
DSP PROCESSORS AND ARCHITECTURES
UNIT I
INTRODUCTION TO DIGITAL SIGNAL PROCESING
Introduction, A Digital signal-processing system, The sampling process, Discrete time
sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-
invariant systems, Digital filters, Decimation and interpolation, Analysis and Design tool for
DSP Systems MATLAB, DSP using MATLAB.
UNIT II
COMPUTATIONAL ACCURACY IN DSP IMPLEMENTATIONS
Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision,
Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors,
D/A Conversion Errors, Compensating filter.
UNIT III
ARCHITECTURES FOR PROGRAMMABLE DSP DEVICES
Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and
Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program
Execution, Speed Issues, Features for External interfacing.
UNIT IV
EXECUTION CONTROL AND PIPELINING
Hardware looping, Interrupts, Stacks, Relative Branch support, Pipelining and Performance,
Pipeline Depth, Interlocking, Branching effects, Interrupt effects, Pipeline Programming models.
UNIT V
PROGRAMMABLE DIGITAL SIGNAL PROCESSORS
Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX
DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of
TMS320C54XX Processors, Program Control, TMS320C54XX instructions and Programming,
On-Chip Peripherals, Interrupts of TMS320C54XX processors, Pipeline Operation of
TMS320C54XX Processors.
UNIT VI
IMPLEMENTATIONS OF BASIC DSP ALGORITHMS
![Page 17: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/17.jpg)
The Q-notation, FIR Filters, IIR Filters, Interpolation Filters, Decimation Filters, PID Controller,
Adaptive Filters, 2-D Signal Processing.
UNIT VII
IMPLEMENTATION OF FFT ALGORITHMS
An FFT Algorithm for DFT Computation, A Butterfly Computation, Overflow and scaling, Bit-
Reversed index generation, An 8-Point FFT implementation on the TMS320C54XX,
Computation of the signal spectrum.
UNIT VIII
INTERFACING MEMORY AND I/O PERIPHERALS TO PROGRAMMABLE DSP
DEVICES
Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O
interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).
A Multichannel buffered serial port (McBSP), McBSP Programming, a CODEC interface circuit,
CODEC programming, A CODEC-DSP interface example.
TEXT BOOKS
Digital Signal Processing – Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
DSP Processor Fundamentals, Architectures & Features – Lapsley et al. S. Chand & Co, 2000.
REFERENCES
Digital Signal Processors, Architecture, Programming and Applications – B. Venkata Ramani
and M. Bhaskar, TMH, 2004.
Digital Signal Processing – Jonatham Stein, John Wiley, 2005.
![Page 18: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/18.jpg)
OPTICAL COMMUNICATION AND NETWORKS
Unit –I
Overview of optical fiber communications: The evolution of fiber optic systems, elements of an
optical fiber transmission link. Advantages of optical fiber communication, applications.
Unit – II
Optical Fibers: structures, wave guiding, Nature of light, Basic optical laws and definitions,
optical fiber modes and configurations (Fiber types, Rays and modes, step index and graded
index fibers). mode theory of circular waveguides.
Unit – III
Optical sources: LEDs, structures, quantum efficiency, modulation capability, Laser diodes:
Laser diodes and threshold conditions, external quantum efficiency resonant frequencies, laser
diode structures and radiation pattern, temperature effects, reliability.
Unit – IV
Photo Detectors: Physical principles of photodiodes (pin Photodiode, avalanche, photo diode)
comparison of photo detectors, noise in detectors.
Unit – V
Fabrication, cabling and installation: Fabrication, fiber optic cables, Installation- placing the
cable.
Unit – VI
Optical Communication Systems: Block diagrams of optical communication systems, direct
intensity modulation, digital communication systems, Laser semiconductor transmitter,
Generations of optical fiber link, description of 8 Mb/s optical fiber communication link,
description of 2.5 Gb/s optical fiber communication link.
Unit – VII
Components of fiber optic Networks: Overview of fiber optic networks, Transreceiver,
semiconductors optical amplifiers, couplers/splicers, wavelength division multiplexers and de-
multiplexers, filters, isolators and optical switches.
Unit – VIII
Fiber Optic Networks: Basic networks, SONET/SDIT, Broad cast and select WDM Networks,
wavelength routed networks, optical CDMA.
![Page 19: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/19.jpg)
Text Books:
Optical fiber communications – Gerd Keiser, 3 rd Ed. MGH.
Fiber Optic Communication Technology – Djafar K. Mynbaev and Lowell L. Scheiner, (Pearson
Education Asia)
Optoelectronic devices and systems – S.C. Gupta, PHI, 2005.
Reference:
Fiber Optics Communications – Harold Kolimbiris (Pearson Education Asia)
Optical Fiber Communications and its applications – S.C. Gupta (PHI) 2004.
WDM Optical Networks – C. Siva Ram Murthy and Mohan Guru Swamy, PHI.
Fiber Optic communications – D.C. Agarwal, S.Chand Publications, 2004.
![Page 20: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/20.jpg)
RADAR SIGNAL PROCESSING
(ELECTIVE III)
UNIT I
Introduction [1] – Radar Block Diagram, Radar Equation, Information Available from Radar
Echo. Review of Radar Range Performance [2] – General Radar Range Equation, Radar
Detection with Noise Jamming, Beacon and Repeater Equations, Bistatic Radar.
UNIT II
Detection of Radar Signals in Noise - I [3] : Matched Filter Receiver – Impulse Response,
Frequency Response Characteristic and its Derivation, Matched Filter and Correlation Function,
Correlation Detection and Cross-Correlation Receiver. Efficiency of Non-Matched Filters,
Matched Filter for Non-White Noise.
UNIT III
Detection of Radar Signals in Noise - II [3] : Detection Criteria – Neyman-Pearson Observer,
Likelihood-Ratio Receiver, Inverse Probability Receiver, Sequential Observer. Detectors –
Envelope Detector, Logarithmic Detector, I/Q Detector. Automatic Detection - CFAR Receiver,
Cell Averaging CFAR Receiver, CFAR Loss, CFAR Uses in Radar. Radar Signal Management –
Schematics, Component Parts, Resources and Constraints.
UNIT IV
Waveform Selection [3, 2] : Radar Ambiguity Function and Ambiguity Diagram – Principles and
Properties; Specific Cases – Ideal Case, Single Pulse of Sine Wave, Periodic Pulse Train, Single
Linear FM Pulse, Noiselike Waveforms. Waveform Design Requirements. Optimum Waveforms
for Detection in Clutter, Family of Radar Waveforms.
UNIT V
Pulse Compression in Radar Signals : Introduction, Significance, Types. Linear FM Pulse
Compression – Block Diagram, Characteristics, Reduction of Time Sidelobes, Stretch
Techniques, Generation and Decoding of FM Waveforms – Block Schematic and Characteristics
of Passive System, Digital Compression, SAW Pulse Compression.
UNIT VI
Phase Coding Techniques : Principles, Binary Phase Coding, Barker Codes, Maximal Length
Sequences (MLS/LRS/PN), Block Diagram of a Phase Coded CW Radar.
![Page 21: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/21.jpg)
UNIT VII
Poly Phase Codes : Frank Codes, Costas Codes, Non-Linear FM Pulse Compression, Doppler
Tolerant PC Waveforms – Short Pulse, Linear Period Modulation (LPM/HFM). Sidelobe
Reduction for Phase Coded PC Signals.
UNIT VIII
Other Types of PC Waveforms – Basics of Nonlinear Binary Phase Coded Sequences,
Complementary Codes, Huffman Codes, Concatenated Barker Codes. Limiting in Pulse
Compression, Cross-Correlation Properties, Compatibility. Comparison of Different Pulse
Compresssion Waveforms.
TEXT BOOKS
M.I. Skolnik, Radar Handbook, McGraw Hill, 2nd ed., 1991.
Fred E. Nathanson, Radar Design Principles – Signal Processing and The Environment, PHI, 2nd
ed., 1999.
M.I. Skolnik, Introduction to Radar Systems, TMH, 3rd ed., 2001.
REFERENCES
Peyton Z. Peebles, Jr., Radar Principles, John Wiley, 2004.
R. Nitzberg, Radar Signal Processing and Adaptive Systems, Artech House, 1999.
F.E. Nathanson, Radar Design Principles, McGraw Hill, 1st ed., 1969.
& Nelson Morgan, 1/e, Wiley
![Page 22: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/22.jpg)
SYSTEM MODELLING & SIMULATION
(ELECTIVE III)
UNIT I
Basic Simulation Modeling, Systems, Models and Simulation, Discrete Event Simulation,
Simulation of Single server queing system, Simulation of Inventory System, Alternative
approach to modeling and simulation.
UNIT II
SIMULATION SOFTWARE:
Comparison of simulation packages with Programming Languages, Classification of Software,
Desirable Software features, General purpose simulation packages – Arena, Extend and others,
Object Oriented Simulation, Examples of application oriented simulation packages.
UNIT III
BUILDING SIMULATION MODELS:
Guidelines for determining levels of model detail, Techniques for increasing model validity and
credibility.
UNIT IV
MODELING TIME DRIVEN SYSTEMS:
Modeling input signals, delays, System Integration, Linear Systems, Motion Control models,
numerical experimentation.
UNIT V
EXOGENOUS SIGNALS AND EVENTS:
Disturbance signals, state machines, petri nets & analysis, System encapsulation.
UNIT VI
MARKOV PROCESS
Probabilistic systems, Discrete Time Markov processes, Random walks, Poisson processes, the
exponential distribution, simulating a poison process, Continuous – Time Markov processes.
UNIT VII
EVEN DRIVEN MODELS:
Simulation diagrams, Queing theory, simulating queing systems, Types of Queues, Multiple
servers.
![Page 23: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/23.jpg)
UNIT VIII
SYSTEM OPTIMIZATION:
System identification, Searches, Alpha/beta trackers, multidimensional optimization, modeling
and simulation methodology.
TEXT BOOKS:
1. System Modeling & Simulation, An introduction – Frank L.Severance, John Wiley&Sons,
2001.
Simulation Modeling and Analysis – Averill M.Law, W.David Kelton, TMH, 3rd Edition, 2003
REFERENCE BOOK:
1. Systems Simulation – Geoffery Gordon, PHI, 1978
![Page 24: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/24.jpg)
INTERNET PROTOCOLS
Unit – 1
Introduction: Internet administration and standards. The OSI model and TCP/IP protocol,
TCP/IP Versions.
Unit – 2
Internet Protocol – Part 1: IP addressing, different classes, subnetting, supernetting.
Unit – 3
Delivery and routing of IP packets, IP design, ARP and RARP.
Unit – 4
Internet Protocol – Part III: Internet control message protocol, message format, error reporting
and query, ICMP design, Internet group message protocol and its design, user datagram protocol,
operation and design.
Unit – 5
Transmission Control Protocol: TCP services, flow control, error control, connection, congestion
control, TCP design and operation, routing protocols, RIP, OSPF and BGP.
Unit – 6
BOOTP and DHCP, DNS name space, distribution of name space, DNS resolution, types of
records, Telnet and remote login.
Unit – 7
File Transfer Protocol, connection, communication and command processing, TFTP, simple mail
transfer protocol, addresses, mail delivery, multipurpose Internet mail extensions. Post office
protocol.
Unit – 8
Simple Network Management Protocol, Hypertext Transfer Protocol, Next Generation IP
Protocols, IPv6.
Text Books:
1.TCP/IP Protocol Suite – By Behrouz A. Porouzan, TMH, ed.-2000.
2. Internet Working with TCP/IP Vol.I: Principles, Protocols and Architecture – by Douglas E.
Comes. (PHI) - 1997.
![Page 25: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/25.jpg)
NETWORK SECURITY & CRYPTOGRAPHY
(ELECTIVE IV)
UNIT I
Introduction: Attacks, Services and Mechanisms, Security attacks, Security services, A Model
for Inter-network security.
Classical Techniques: Conventional Encryption model, Steganograpjy, Classical Encryption
Techniques.
UNIT II
Modern Techniques: Simplified DES, Block Cipher principles, Data Encryption standard,
Strength of DES, Differential and Linear Cryptanalysis, Block Cipher Design Principles and
Modes of operation.
Algorithms: Triples DES, International Data Encryption algorithm, Blowfish, RC5, CAST-128,
RC2, Characteristics of Advanced Symmetric block cifers.
UNIT III
Conventional Encryption: Placement of Encryption function, Traffic confidentiality, Key
distribution, Random Number Generation.
Public Key cryptography: Principles, RSA Algorithm, Key Management, Diffie-Hellman Key
exchange, Elliptic Curve Cryptography.
UNIT IV
Number Theory: Prime and Relatively prime numbers, Modular arithmetic, Fermat’s and Euler’s
Theorems, Testing for primarily, Euclid’s Algorithm, the Chinese remainder theorem, Discrete
logarithms.
Message authentication and Hash Functions: Authentication requirements and functions,
Message Authentication, Hash functions, Security of Hash functions and MACs.
UNIT V
Hash and MAC algorithms: MD file, Message digest Algorithm, Secure Hash Algorithm,
RIPEMD-160, HMAC.
Digital signatures and Authentication protocols: Digital signatures, Authentication protocols,
Digital signature Standards.
![Page 26: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/26.jpg)
UNIT VI
Authentication Applications: Kerberos, X.509 directory Authentication Service. Electronic Mail
Security: Pretty Good Privacy, S/MIME.
UNIT VII
IP Security: Overview, Architecture, Authentication, Encapsulating Security Payload,
Combining security Associations, Key Management.
Web Security: Web Security requirements, Secure sockets layer and Transport layer security,
Secure Electronic Transaction.
UNIT VIII
Intruders, Viruses and Worms: Intruders, Viruses and Related threats.
Fire Walls: Fire wall Design Principles, Trusted systems.
TEXT BOOKS
William Stallings, Cryptography and Network Security: Principles and Practice, Pearson
Education.
William Stallings, Network Security Essentials (Applications and Standards) Pearson Education.
REFERENCE BOOKS
Eric Maiwald ,Fundamentals of Network Security (Dreamtech press)
Charlie Kaufman, Radia Perlman and Mike Speciner, Network Security – Private
Communication in a Public World, Pearson/PHI.
Whitman, Principles of Information Security, Thomson.
Robert Bragg, Network Security The Complete reference, Mark Rhodes, TMH Buchmann,
Introduction to Cryptography, Springer.
![Page 27: I Semester DECS - GMRITgmrit.org/resources/pgsyllabus_ece.pdf · 1.Embedded System Design-A Unified Hardware/Software Introduction- Frank Vahid, Tony D.Givargis, John Wiley & Sons,](https://reader030.vdocuments.us/reader030/viewer/2022021612/5b913c4309d3f2f1278d9316/html5/thumbnails/27.jpg)
ADVANCED SIGNAL PROCESSING LABORATORY
The students are required to simulate the following experimental parts on the MATLAB
environment by consider the relevant application based examples.
PART-1: Digital Signal Processing
Discrete-time Signals and Systems in the time domain.
z-Transforms and inverse z-Transforms.
The Discrete Fourier Transform properties.
FIR Filter Design.
IIR Filter Design.
Applications in Adaptive Filtering.
PART-2: Image Processing
Image Enhancement.
Enhancement in Frequency Domain.
Image Segmentation.
Image Compression.
Morphological Operations.
Recognition based decision theoretic methods.
******