high-speed serial interface - yonsei universitytera.yonsei.ac.kr/class/2016_1_2/lecture/lect...
TRANSCRIPT
![Page 1: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/1.jpg)
High-speed Serial Interface
Lect. 9: Equalizers
![Page 2: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/2.jpg)
Why equalization?• Intersymbol interference (ISI) caused by frequency-
dependent loss of channel
TxDriver Channel RxRx
Equalizer
![Page 3: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/3.jpg)
Linear EqualizerGain [dB]
Frequency (log)
0
fBW
-3
fBW,EQ
High-pass filter / High-frequency boosting
Continuous Time Linear Equalizer (CTLE)
![Page 4: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/4.jpg)
CTLE Frequency ResponseAssuming channel has one pole, CTLE should provide 1 zero and 2 poles
Gain [dB]
Frequency (log)
ADC,EQ
fz fp1
AAC,EQ
fp2
High frequency boosting
![Page 5: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/5.jpg)
Tunability• CTLE should be tunable
– Channel variation• Variations in channel fabrication • Uncertainty in channel modeling• Channel degradation/defect after usage
– PVT variation of equalizer
Tunability is a must
![Page 6: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/6.jpg)
Tunability• Tuning for pole/zero locations
Gain [dB]
Frequency (log)
TuningZero location
FixedADC,EQ
ControllingAAC,EQ
![Page 7: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/7.jpg)
Controllability• Tuning DC gain
Gain [dB]
Frequency (log)
TuningDC gain
ControllingADC,EQ
FixedAAC,EQ
![Page 8: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/8.jpg)
Passive CTLE– Various passive high-pass filters available
No power consumptionBut - Lossy- PVT dependent- Difficult to achieve 50-ohm matching- Difficult to tune- Often large size
![Page 9: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/9.jpg)
Active CTLE • Differential amplifier
– Basic differential amp. has 1 pole from load capacitance
| |~ //1
VDD
VSS
OUT-
IN+
OUT+
IN-
Ibias
Zload Zload
gm gm
Cload Cload
1
![Page 10: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/10.jpg)
Active CTLE• Inductive load
– Shunt inductor providesa pole/zero pair
| |~ //1
VSS
OUT-
IN+
OUT+
IN-
Ibias
Rload Rload
gm gm
Cload Cload
Lload Lload
VDD
1
1
![Page 11: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/11.jpg)
Source Degeneration for CTLE
| |~ ′ //1
1 2
//1
VDD
VSS
OUT-
IN+
OUT+
IN-
Ibias/2
Zload Zload
gm gm
Cload CloadIbias/2
Zdeg
![Page 12: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/12.jpg)
Source Degeneration for CTLE– Capacitive generation provides high-frequency boosting since a
capacitor has lower impedance at high frequency
VDD
VSS
OUT-
IN+
OUT+
IN-
Ibias/2
Zload Zload
gm gm
Cload CloadIbias/2
Rdeg
Cdeg
1 2
//1
1
1 2 1
Design Exercise
![Page 13: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/13.jpg)
Limitations of CTLE• Channels may not be properly modeled with one
poleGain [dB]
Frequency (log)
Additional zero
Additional pole
![Page 14: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/14.jpg)
Limitations of CTLE
– Applicable to only ISIs due to linear frequency-dependent loss
– Other causes for ISI are;• Impedance mismatching• Differential offset• Cross-talk• Parasitic poles and zeros (ex: package parasitic)
![Page 15: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/15.jpg)
Limitations of CTLE• High-frequency Noise boosting
Gain [dB]
White noise
![Page 16: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/16.jpg)
Time-Domain Analysis– Frequency-Domain Analysis
• Freq. Response of Input x Freq. Response of Channel= Freq. Response of Output
– Time-Domain Analysis
x Equalizer
- Equalization: Force pre- and post-cursors to zero
![Page 17: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/17.jpg)
FIR Filter- Any CTLE filter can be converted into a discrete-time domain filter
- IIR (Infinite Impulse Response)
- Hard to implement Rx FIR filter because the precise amount of delay (clock period) is not available in Rx
Tx FIR filter
FIR (Finite Impulse Response)
Tap and Delay
![Page 18: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/18.jpg)
Pre-/De-Emphasis– Tx FIR is also called Feed-Forward Equalizer (FFE) or
Pre-/De-Emphasis • Pre-emphasis: to enhance high-frequency components• De-emphasis: to reduce low-frequency components
NormalWaveform
De-emphasisWaveform
Pre-emphasisWaveform
Nominalswing
Nominal swing
Nominalswing
![Page 19: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/19.jpg)
Circuit implementation• Current-mode drivers can be easily used for pre-/de-
emphasis – D1=D0 Vout,diff = +/-50 x (C0-C1)/2– D1≠D0 Vout,diff = +/-50 x (C0+C1)/2 – Level difference is defined as sum and subtract
D1- D1+
C1
Positive channel
Negative channel 100Ω
VSS
D0+ D0-
C0
50Ω 50Ω
VDD
Main cursor 1st post-cursor
Design Exercise
![Page 20: High-speed Serial Interface - Yonsei Universitytera.yonsei.ac.kr/class/2016_1_2/lecture/Lect 9... · 2016-05-23 · - Equalization: Force pre- and post-cursors to zero. FIR Filter](https://reader030.vdocuments.us/reader030/viewer/2022041003/5ea591d31f5ee549202d26a9/html5/thumbnails/20.jpg)
Decision Feedback Equalizer (DFE)• Non-linear equalization based on sampling
- Complicated but can provide high-performance equalization
- Requires clock signals for sampling
- Often used with CTLE