fpga based system designunit -1
DESCRIPTION
About PROM, PLA, PAL, FPID, FPAA, FPLA, MPGA Integrated circuits, FPGA Based System DesignTRANSCRIPT
![Page 1: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/1.jpg)
Unit -1Evolution of Programmable DevicesIntroduction to AND-OR structured Programmable Logic
Devices- PROM, PLA, PAL and MPGAs;
Combinational and sequential circuit realization using PROM based Programmable Logic Element (PLE);
Architecture of FPAD, FPLA, FPLS and FPID devices.
5/8/20111 Raghavendra S. Solanky
![Page 2: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/2.jpg)
Unit -1Evolution of Programmable Devices
5/8/20112 Raghavendra S. Solanky
![Page 3: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/3.jpg)
AND – OR Plane
5/8/20113 Raghavendra S. Solanky
![Page 4: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/4.jpg)
PLDsor Programmable Logic Device
5/8/20114 Raghavendra S. Solanky
![Page 5: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/5.jpg)
5/8/20115 Raghavendra S. Solanky
![Page 6: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/6.jpg)
5/8/20116 Raghavendra S. Solanky
![Page 7: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/7.jpg)
5/8/20117 Raghavendra S. Solanky
![Page 8: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/8.jpg)
5/8/20118 Raghavendra S. Solanky
![Page 9: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/9.jpg)
5/8/20119 Raghavendra S. Solanky
![Page 10: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/10.jpg)
MPGAMask Programmable Logic circuit
5/8/201110 Raghavendra S. Solanky
![Page 11: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/11.jpg)
MPGAMask Programmable Logic circuit
I/O pads
Pre –fabricated Transistor
Routing
5/8/201111 Raghavendra S. Solanky
![Page 12: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/12.jpg)
Combinational and sequential circuit realization using PROM based Programmable Logic Element (PLE)
Programmable Elements
Fuse Antifuse Switches (Volatile and Non -Volatile)
Volatile – SRAMNon-Volatile – EPROM, EEPROM
5/8/201112 Raghavendra S. Solanky
![Page 13: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/13.jpg)
5/8/2011Raghavendra S. Solanky13
![Page 14: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/14.jpg)
FPAD or FPAAField Programmable Analog Device/ ArrayFPAA is analog IC which is equivalent of FPGA.
It contain a small no. of CAB (Configuration Analog BLock).
CAB contain operational amplifier, programmable capacitorarray and resistor array for configurable switches forswitched capacitor circuits.
5/8/201114 Raghavendra S. Solanky
![Page 15: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/15.jpg)
FPAD or FPAAField Programmable Analog Device/ Array
5/8/201115 Raghavendra S. Solanky
![Page 16: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/16.jpg)
5/8/201116 Raghavendra S. Solanky
![Page 17: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/17.jpg)
Switch Matrix built by floating gate transistor
5/8/201117 Raghavendra S. Solanky
![Page 18: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/18.jpg)
FPAA Architecture- A different approach
5/8/201118 Raghavendra S. Solanky
![Page 19: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/19.jpg)
Routing ArchitectureRouting ArchitectureFPAA
5/8/201119 Raghavendra S. Solanky
![Page 20: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/20.jpg)
• Continuous Time Signals• Discrete Time Signals
Discrete Time Signals• Switched Capacitor Design (Current)• Pulse Based Design (Under Research)
CAB ImplementationCAB ImplementationFPAA
5/8/201120 Raghavendra S. Solanky
![Page 21: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/21.jpg)
Switched Capacitor Based DesignSwitched Capacitor Based DesignFPAA
5/8/201121 Raghavendra S. Solanky
![Page 22: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/22.jpg)
FPLAField Programmable Logic Array
And/Or/Invert architecture with three level fusing
5/8/201122 Raghavendra S. Solanky
![Page 23: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/23.jpg)
FPLSField Programmable Logic Sequencer
5/8/201123 Raghavendra S. Solanky
![Page 24: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/24.jpg)
FPID(FPIC)Field Programmable Interconnect devices(chips)
5/8/201124 Raghavendra S. Solanky
![Page 25: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/25.jpg)
FPID(FPIC)Field Programmable Interconnect devices(chips) An FPIC is not really a logic device but rather a
programmable "wiring" device. Through programming, anFPIC connects one pin on the device to another on the deviceproviding programmable interconnect.
FPICs use either SRAM or anti-fuse programmingtechnology.
5/8/201125 Raghavendra S. Solanky
![Page 26: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/26.jpg)
FPID(FPIC)Field Programmable Interconnect devices(chips)
Multi FPGAs connected via FPICs
5/8/201126 Raghavendra S. Solanky
![Page 27: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/27.jpg)
Unit -1Evolution of Programmable DevicesWe Covered ...........
Introduction to AND-OR structured Programmable Logic Devices-PROM, PLA, PAL and MPGAs;
Combinational and sequential circuit realization using PROM based Programmable Logic Element (PLE);
Architecture of FPAD, FPLA, FPLS and FPID devices.
5/8/201127 Raghavendra S. Solanky
![Page 28: FPGA Based System DesignUnit -1](https://reader034.vdocuments.us/reader034/viewer/2022051411/5477f12db4af9f87108b4ad5/html5/thumbnails/28.jpg)
End of Unit -1
Thanks
5/8/201128 Raghavendra S. Solanky