flip flop apps [pdf library]

8/6/2019 Flip Flop Apps [PDF Library]

http://slidepdf.com/reader/full/flip-flop-apps-pdf-library 1/29

Flip-Flop Applications

Registers



Registers

a register is a collection of flip-flops

basic function is to hold information

a shift register is a register thatmoves information on the clock signal

serial-in/serial-out

serial-in/parallel-out

parallel-in/serial-out

parallel-in/parallel-out



Serial-in, serial-out unidirectional shift register.

Figure 6.26



Parallel-in unidirectional shift register.

Figure 6.28



Universal shift register. (a) Logic diagram. (b) Mode control.(c ) Symbol.

Figure 6.29



Flip-Flop Applications

Counters



Counters

Also called pattern generators

Function: produce a specified outputpattern sequence

Types of counters Binary ripple counters (asynchronous counters)

Synchronous counters



State diagram of a counter.

Figure 6.30



Binary Ripple Counters

also called asynchronous binarycounters

the LSB flip-flop recieves clock input

from a clock source

the ith flip-flop recieves clock inputfrom output of the ith-1 flip-flop



Four-bit binary ripple counter. (a) Logic diagram. (b) Timingdiagram. (c ) Counting sequence.

Figure 6.31



Synchronous Binary Counters

Solve the settling time problem of theripple counters

Every flip-flop changes on clock input

simultaneously

Large number of flip-flops can causeloading complications



Four-bit synchronous binary counter.

Figure 6.32



Four-bit synchronous binary counter variation.

Figure 6.33



Four-bit synchronous binary counter with parallel loadinputs. (a) Logic diagram. (b) Symbol.

Figure 6.34



Synchronous mod-10 counter. (a) Connections. (b) Countingsequence.

Figure 6.35



8-bit synchronous binary counter constructed from two 4-bitsynchronous binary counters.

Figure 6.36



Counters Based on Shift Registers

Nonbinary counters

a ring counter: a circular shift registerwhere only one flip-flop is in 1-state and

the rest are in 0-state a switch-tail counter (twisted-ring

counter or Johnson counter):complement of the rightmost flip-flopbecomes input of the leftmost flip-flop



Mod-4 ring counter. (a) Logic diagram. (b) Countingsequence.

Figure 6.37



Mod-8 twisted-ring counter. (a) Logic diagram. (b) Countingsequence.

Figure 6.38



Mod-7 twisted-ring counter. (a) Logic diagram. (b) Countingsequence.

Figure 6.39



Synchronous Counter Design

To design a synchronous counter,perform the following steps

Decide the counting sequence

Draw an excitation table, whichconsists of 3 parts

Present state| Next state| flip-flop inputs

(flip-flop inputs can be obtained from an application

table of the selected flip-flop)

Determine inputs of each flip-flop



General structure of a synchronous mod-6 counter usingpositive-edge-triggered JK flip-flops.

Figure 6.40



Determination of the minimal-sum expressions for asynchronous mod-6 counter using clocked JK flip-flops.

Figure 6.41



Logic diagram of a synchronous mod-6 counter.

Figure 6.42



Determination of the minimal-sum expressions for asynchronous mod-6 counter using clocked D flip-flops.

Figure 6.43



Determination of the minimal-sum expressions for asynchronous mod-6 counter using clocked T flip-flops.

Figure 6.44



Determination of the minimal-sum expressions for asynchronous mod-6 counter using clocked SR flip-flops.

Figure 6.45

flip flop apps [pdf library]

Documents