evaluation board for 9s12xhz512 - nxp semiconductors · 9s12xhz512 mcd applications, ekb change...

12
Evaluation board for 9S12XHZ512 Issue 2.0 MCD Applications, East Kilbride Important notice This document contains information on a new product under development. Freescale reserves the right to change or discontinue this product without notice. COPYRIGHT © 2006 by FREESCALE, INC. ALL RIGHTS RESERVED

Upload: others

Post on 18-Mar-2020

8 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

Evaluation board for

9S12XHZ512 Issue 2.0

MCD Applications, East Kilbride

Important notice

This document contains information on a new product under development. Freescale reserves the right to change or discontinue this product without notice.

COPYRIGHT © 2006 by FREESCALE, INC. ALL RIGHTS RESERVED

Page 2: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

Change History

Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB 9 August 2007

09 August 2007 Freescale Public Information Page 2 of 12

Page 3: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

Table of Contents 1. INTRODUCTION............................................................................................................................4

1.1 DEFINITIONS AND ACRONYMS .......................................................................................................4 1.2 REFERENCES ..................................................................................................................................4

2. EVALUATION BOARD CONFIGURATION .............................................................................5

2.1 BOARD LAYOUT .............................................................................................................................5 2.2 EVB DESCRIPTION ........................................................................................................................6 2.3 MCU & CLOCK CONFIGURATION...................................................................................................6 2.4 POWER CONFIGURATION ................................................................................................................7 2.5 SERIAL PORT CONFIGURATION .......................................................................................................8 2.6 PORT D SWITCH AND PORT C LEDS J16, J18, J19, J21, J22, J24, J25, J28.....................................9 2.7 BDM CONNECTOR H8...................................................................................................................9 2.8 EXPANDED BUS CONNECTOR P9....................................................................................................9 2.9 DISPLAY HEADERS H3 H5............................................................................................................11 2.10 MOTOR HEADER H4...................................................................................................................11

09 August 2007 Freescale Public Information Page 3 of 12

Page 4: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

1. Introduction

This document describes the operation of the evaluation and demonstration system for the 9S12XHZ512. The system has two purposes:

1. To provide a system that allows customers to develop their application (EVB) 2. To provide a common approach to interfacing to common display types

1.1 Definitions and Acronyms The following acronyms are used in this document.

Acronym ................... Definition ATD or ADC.............Analogue to Digital Converter BDM .........................Background Debug Module CAN ..........................Controller Area Network COP...........................Computer Operating Properly EBI ............................External Bus Interface ECT...........................Enhanced Capture Timer EEPROM ..................Electrically Erasable Programmable Read Only Memory Flash..........................Flash Non-Volatile program memory IIC .............................Inter-Integrated Circuit bus I/O .............................Input/Output LCD...........................Liquid Crystal Display LVR...........................Low Voltage Reset MC ............................Motor Controller PIT.............................Programmable Interrupt Timer PLL ...........................Phase Locked Loop PWM .........................Pulse Width Modulation POR...........................Power-On Reset MCU .........................MicroController Unit msCAN .....................msCAN Network Controller Module NVM .........................Non-Volatile Memory RCS ...........................Revision Control Software RTI ............................Real Time Interrupt SCI ............................Serial Communications Interface SSD ...........................Stepper Stall Detection SPI.............................Synchronous Peripheral Interface TFT ...........................Thin Film Transistor (technology used in larger LCD displays) XGATE .....................IO Co-processor ZIF.............................Zero Insertion Force (socket)

1.2 References MC9S12XHZ512 Data Sheet, Rev 1.03, January 2007

09 August 2007 Freescale Public Information Page 4 of 12

Page 5: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

2. Evaluation board configuration

This section describes the configuration options and the connectors on the EVB.

2.1 Board layout The EVB provides access to all of the pins of the MCU and provides configuration of the power supply and operating voltage of the MCU. The EVB provides different groups of connectors depending on the developer requirements. Note that many of the signals are replicated on more than one connector. Some connectors provide direct access to the pin of the MCU and some provide physical interfaces to different bus standards. The MCU itself is housed in a ZIF socket. The board outline is shown in Figure 1.

Figure 1 Board outline

Expanded bus connector P9

Port D switch

Display headers H3, H5 Port C

LEDs

MCU & clock

Motor header H4

Reset switch

CAN connectors P10, P11

LIN connectors P7, P8

Configuration

+12V P3

BDM header H8

09 August 2007 Freescale Public Information Page 5 of 12

Page 6: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

2.2 EVB Description Each configuration block of the EVB is described in the following sections.

• MCU & Clock configuration controls the choice of clock source for the MCU. The MCU can be replaced; take care to correctly orientate the MCU and ensure that the socket pins align with the MCU pins. See 2.3.

• Power configuration controls the source of power for the MCU. See 2.4 for the configuration of the power supply.

• The Reset Switch SW1 asserts the RESET I/O on the MCU. • Serial Port configuration connects the MCU pins to the physical interfaces of the serial ports.

Depending on the usage of the port lines it may be necessary to disconnect these jumpers for correct operation. See 2.5 for the configuration of the serial ports and a description of their associated connectors.

• Port D switch and Port C LEDs provide simple I/O to the MCU. See 2.6. The port pin headers and expanded bus connector are described in the following sections

• The BDM Header is the primary debug interface to the MCU. This follows the standard 6-pin convention used throughout Freescale development hardware. See 2.7

• The Expanded bus connector contains all of the port lines required for the expanded bus. See 2.8.

• The Display headers contain all 36 pins of the on-chip LCD driver as well as an assortment of functionality useful for driving TFT, VFD and other display types. See 2.9.

• The Motor header contains the high current PWM ports from the MCU as well as an SPI that may be useful to have when driving motors. See 2.10

2.3 MCU & Clock configuration 2.3.1 Oscillator J27

The oscillator design allows selection between a crystal and an on-board oscillator. The PLL components are chosen to have an optimal configuration with an oscillator of 4MHz and a bus clock of 40MHz. Figure 2 describes the configuration. J27 selects between a 4MHz crystal and a logic-level oscillator. By default the MCU will choose a loop-controlled oscillator option (used by crystal only). To select the full-swing oscillator mode that is required for an external clock then change the state of port PE7 at reset to be a logic 1. For factory configuration install a jumper on J27 between pins 2 & 3.

Figure 2 Oscillator configuration

Crystal

Logic oscillator J27

1

09 August 2007 Freescale Public Information Page 6 of 12

Page 7: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

2.3.2

2.4.1

2.4.2

2.4.3

2.4.4

2.4.5

2.4.6

Mode slection J14, J26, J30 The board allows selection of any MCU mode. See Figure 3 for configuration details. For factory configuration do not install jumpers on these headers.

Figure 3 Mode selection

2.4 Power configuration The factory configuration of the board supplies all power pins from the main +12V connector.

+12V power connector P3 The power connector is a two terminal barrel connector as used on the S12XE base board. This is a 2.1mm connector with centre pin a nominal +12V. Minimum current capability should be approximately 200mA.

Fuse F1 Fuse F1 provides protection for the board in the event of over current on the main power supply input. Be careful not to exceed the 250mA value or replace the fuse with a higher value if required for additional circuitry. This fuse does not protect the alternate power inputs.

Switch SW2 Switch SW2 connects to +5V supply to the board.

Important Note SW2 does not switch the input voltage +12V, instead it switches the generated +5V to the components o the EVB including the EVB. The +12V is therefore directly connected to the interface connectors. Take care when connecting circuitry to the +12V on these connectors and the circuitry on the EVB such that you do not power the EVB via these logic connections. It is recommended that you switch the +12V external to the EVB if you are using the EVB as part of a sub-assembly which includes active circuitry on the display, motor or expanded bus connectors.

Trimmer R1 This trimmer adjusts the voltage supply for the board from approximately 3.3V to 5V. For the 9S12XHZ512 the operating range of the MCU is from 4.5V to 5.5V.

VLCD configuration J12 The contrast of an attached LCD module will be affected by VLCD. This has connections as shown in Figure 4. For the factory configuration place a jumper on J12 between pins 1&2.

Figure 4 VLCD supply

ATD Reference voltages J11, J15

1 VLCD (on MCU)

PP5 (with RC filter)

Main power (+5V) J12

1 MODA

GND

VDD J30 J14

1 MODB

1

GND

VDD

GND

VDD J26

09 August 2007 Freescale Public Information Page 7 of 12

Page 8: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

The ATD reference voltages are connected to jumpers that connect them to +5V and GND if required. See Figure 5. For the factory configuration place a jumper on J11 and J15.

VRH (on MCU) Main power (+5V) J15

VRL (on MCU) GND J11

Figure 5 ATD References

2.5 Serial port configuration 2.5.1 CAN interface P10, P11, J35, J36, J37, J38

To use the CAN interface CAN0 connect jumpers to J35 and J36. To use the CAN interface CAN01 connect jumpers to J37 and J38. Take care to avoid conflicts if these port lines are used on other connectors. The CAN connectors P10 and P11 are four pin Molex 39-30-3047 connectors as used on the Softec S12XD Starter Kit. The pin out is shown in Figure 6.

Figure 6 CAN Connector pint out 2.5.2 LIN connectors P7, P8, J31, J32, J33, J34

To use the LIN interface SCI0 connect jumpers to J33 and J34. To use the LIN interface CAN01 connect jumpers to J31 and J32. Take care to avoid conflicts if these port lines are used on other connectors. In particular SCI0 shares pins with RS232 connector so that jumpers J2 & J34 (PS0) and J1 and J33 (PS1) should not normally be installed at the same time. The LIN connectors are four pin Molex 39-29-5043 connectors as used on the Softec S12XD Starter Kit. The pin out is shown in Figure 7.

Figure 7 LIN connector pin out 2.5.3 RS232 connector P1, J1, J2

09 August 2007 Freescale Public Information Page 8 of 12

Page 9: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

09 August 2007 Freescale Public Information Page 9 of 12

The position of the signals on the connector is shown in Figure 9.

2.8 Expanded Bus Connector P9 The external bus connector matches the connector on the S12XEP100 EVB. The connector is a female 96-way, 3-row DIN41612 90° edge connector. The connector carries the following signals:

Figure 8 BDM connector pin out

2.7 BDM Connector H8 This connector provides access to the BGND debug pin on the MCU as well as other essential debugging signals (power and reset). The pin out is shown in Figure 8.

2.6 Port D switch and Port C LEDs J16, J18, J19, J21, J22, J24, J25, J28 Port D has a simple 4-way DIP switch connected to ports PD0 to PD3. When closed these switches connect each port pin to VDD via a 3.3kΩ resistor. Each pin on Port C is connected to a jumper that allows connection to an LED and protection resistor. The cathode of the LED is connected to VSS. To enable the LED fit the appropriate jumper: J16 (PC0), J18 (PC1), J19 (PC2), J21 (PC3), J22 (PC4), J24 (PC5), J25 (PC6), J28 (PC7).

• port L[0:2] (AD[8:10]) • port AD • port S[4:7] • port T, port P • ports P6, S2, P7 and M1 (CS[0:3]) • port E[2:5] (RE, LSTRB, ECLK, WE) • port K (ADDR[16:22), EWAIT]) • port D (DATA[0:7]) • port C (DATA[8:15]) • port B (ADDR[0:7]) • port A (ADDR[8:15])

To use the RS232 interface connect jumpers to J1 and J2. Take care to avoid conflicts if these port lines are used on other connectors. In particular SCI0 shares pins with RS232 connector so that jumpers J2 & J34 (PS0) and J1 and J33 (PS1) should not normally be installed at the same time. The RS232 connector is a female DB-9 connector connected to SCI0. The pin out is shown in Error! Reference source not found..

SW2 does not switch the +12V on this connector. The +12V is therefore directly connected to this interface connector. Take care when connecting circuitry to the +12V on this connector and the circuitry on the EVB such that you do not power the EVB via these logic connections. It is recommended that you switch the +12V external to the EVB if you are using the EVB as part of a sub-assembly which includes active circuitry on the display, motor or expanded bus connectors.

Important Note

Page 10: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

MCD Applications, EKB

Freescale Public Information Page 10 of 12

Row 1

2 3 4 5 6 7 8 9 10 11 12 13 14 15 16C 5V GND C2 C5 D0 D3 D6 B1 B4 B7 A2 A5 K0 K3 K6 E3B 5V GND C1 C4 C7 D2 D5 B0 B3 B6 A1 A4 A7 K2 K5 E2A 5V GND C0 C3 C6 D1 D4 D7 B2 B5 A0 A3 A6 K1 K4 K7

9S12XHZ512

09 August 2007

Row 17

18 19 20 21 22 23 24 25 26 27 28 29 30 31 32C P6 M1 T2 T5 - - P2 P5 S4 S7 GND PL0 PL1 PL2 RST 12VB E5 P7 T1 T4 T7 - P1 P4 P7 S6 GND AD1 AD3 AD5 AD7 5VA E4 S2 T0 T3 T6 - P0 P3 P6 S5 GND AD0 AD2 AD4 AD6 GND

Figure 9 Pin out of External Bus Connector

Page 11: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

2.9 Display headers H3 H5 These headers are intended to include all the pins required to drive an external display including the on-chip LCD drive pins and other ports that would be used if an alternative display were required. The pin out of the connector is shown in Figure 10. Note the orientation of H5 is reversed compared to H3.

Important Note SW2 does not switch the +12V on this connector. The +12V is therefore directly connected to this interface connector. Take care when connecting circuitry to the +12V on this connector and the circuitry on the EVB such that you do not power the EVB via these logic connections. It is recommended that you switch the +12V external to the EVB if you are using the EVB as part of a sub-assembly which includes active circuitry on the display, motor or expanded bus connectors.

36 pin 0.1” pitch header H5 No. Pin No. Pin No. Pin No. Pin 1 FP0 10 FP9 19 FP18 28 FP27 2 FP1 11 FP10 20 FP19 29 FP28 3 FP2 12 FP11 21 FP20 30 FP29 4 FP3 13 FP12 22 FP21 31 FP30 5 FP4 14 FP13 23 FP22 32 FP31 6 FP5 15 FP14 24 FP23 33 BP0 7 FP6 16 FP15 25 FP24 34 BP1 8 FP7 17 FP16 26 FP25 35 BP2 9 FP8 18 FP17 27 FP26 36 BP3 36 pin 0.1” pitch header H3 No. Pin No. Pin No. Pin No. Pin 1 +12V 10 PT5 19 PC6 28 PD7 2 GND 11 PT6 20 PC7 29 PAD0 3 PP1 12 PT7 21 PD0 30 PAD1 4 PP3 13 PC0 22 PD1 31 PAD2 5 MISO 14 PC1 23 PD2 32 PAD3 6 MOSI 15 PC2 24 PD3 33 PAD4 7 SCK 16 PC3 25 PD4 34 PAD5 8 SS 17 PC4 26 PD5 35 PAD6 9 PT4 18 PC5 27 PD6 36 PAD7

Figure 10 Display connector pin out

2.10 Motor header H4 This connector is intended to include all the pins required to drive stepper motors or air-coil gauges including the on-chip PWMs and other ports that would be useful if other motors were required. The pin out of the connector is shown in Figure 11.

Important Note SW2 does not switch the +12V on this connector. The +12V is therefore directly connected to this interface connector. Take care when connecting circuitry to the +12V on this connector and the circuitry on the EVB such that you do not power the EVB via these logic connections. It is recommended that you switch the +12V external to the EVB if you are using the EVB as part of a sub-assembly which includes active circuitry on the display, motor or expanded bus connectors.

36pin 0.1” pitch header H4

09 August 2007 Freescale Public Information Page 11 of 12

Page 12: Evaluation board for 9S12XHZ512 - NXP Semiconductors · 9S12XHZ512 MCD Applications, EKB Change History Issue Description Date 1.0 Initial Release 16 October 2006 2.0 Revision 2 PCB

9S12XHZ512 MCD Applications, EKB

No. Pin No. Pin No. Pin No. Pin 1 +5V 10 M1C1P 19 M4C0M 28 - 2 GND 11 M2C0M 20 M4C0P 29 PS4 3 M0C0M 12 M2C0P 21 M4C1M 30 PS5 4 M0C0P 13 M2C1M 22 M4C1P 31 PS6 5 M0C1M 14 M2C1P 23 M5C0M 32 PS7 6 M0C1P 15 M3C0M 24 M5C0P 33 - 7 M1C0M 16 M3C0P 25 M5C1M 34 - 8 M1C0P 17 M3C1M 26 M5C1P 35 +12V 9 M1C1M 18 M3C1P 27 MISO - GND

Figure 11 Cluster board connector pin out

09 August 2007 Freescale Public Information Page 12 of 12