ete 204 - digital electronics
DESCRIPTION
ETE 204 - Digital Electronics. Latches and Flip-Flops. [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB. Brief introduction to. Sequential Logic Circuits. Summer 2012. ETE 204 - Digital Electronics. 2. Sequential Logic Circuits. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/1.jpg)
ETE 204 - Digital Electronics
Latches and Flip-Flops
[Lecture:12]Instructor: Sajib RoyLecturer, ETE, ULAB
![Page 2: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/2.jpg)
Brief introductionto
Sequential Logic Circuits
Summer 2012 ETE 204 - Digital Electronics 2
![Page 3: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/3.jpg)
Sequential Logic Circuits
● The output of a sequential logic circuit is dependentnot only on the present inputs, but also on the pastsequence of the inputs.
● A sequential logic circuit must “remember” the pasthistory of the inputs.
● It does this using basic memory elements.
- Latches
- Flip-Flops
3Summer 2012 ETE 204 - Digital Electronics
![Page 4: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/4.jpg)
Sequential Logic Circuits
inputsCombinational
LogicCircuit
outputs
Memory
4Summer 2012 ETE 204 - Digital Electronics
![Page 5: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/5.jpg)
Basic Memory Elements
5Summer 2012 ETE 204 - Digital Electronics
![Page 6: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/6.jpg)
Basic Memory Elements
● Latch- Clock input is level sensitive.
- Output can change multiple times during a clockcycle.
- Output changes while clock is
active.
● Flip-Flop- Clock input is edge sensitive.
- Output can change only once during a clock cycle.
- Output changes on clock transition.
6Summer 2012 ETE 204 - Digital Electronics
![Page 7: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/7.jpg)
Basic Memory Elements
Both latches and flip-flops use feedback toachieve “memory”.
7Summer 2012 ETE 204 - Digital Electronics
![Page 8: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/8.jpg)
Feedback Circuit with 2 Stable States
What is the problem with this circuit?
8Summer 2012 ETE 204 - Digital Electronics
![Page 9: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/9.jpg)
Latches
9Summer 2012 ETE 204 - Digital Electronics
![Page 10: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/10.jpg)
Set-Reset (SR) Latch● A Set-Reset Latch has two inputs
- Set (S) input
- Reset (R) input
● It can be constructed from two cross-coupled NORgates or two cross-coupled NAND gates.
● It has three modes of operation
- Set: Latch output set to 1 (Q+ = 1)
– Reset: Latch output reset to 0 (Q+ = 0)
- Store: Latch output does not change (Q+ = Q)
10Summer 2012 ETE 204 - Digital Electronics
![Page 11: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/11.jpg)
SR Latch: using NOR gates
A B NOR
0 X X'
1 X 0
Feedback NOR gates
11Summer 2012 ETE 204 - Digital Electronics
![Page 12: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/12.jpg)
SR Latch: Set (S = 1, R = 0)
A B NOR0 X X'
1 X 0
10
P = Q'
10
12Summer 2012 ETE 204 - Digital Electronics
![Page 13: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/13.jpg)
SR Latch: Reset (S = 0, R = 1)
A B NOR0 X X'
1 X 0
01
P = Q'
01
13Summer 2012 ETE 204 - Digital Electronics
![Page 14: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/14.jpg)
SR Latch: Store (S = 0, R = 0)
Initial Condition: P = 0, Q = 1 A B NOR0 X X'
1 X 0
00
P = Q'
10
14Summer 2012 ETE 204 - Digital Electronics
![Page 15: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/15.jpg)
SR Latch: Store (S = 0, R = 0)
Initial Condition: P = 1, Q = 0 A B NOR0 X X'
1 X 0
01
P = Q'
00
15Summer 2012 ETE 204 - Digital Electronics
![Page 16: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/16.jpg)
SR Latch: Behavior
Present Nextvalue value
S R Q Q+
0 0
0 0
0 1
0 0
1 1
0 0
• If S = 1 (Set), Q+ = 1
• If R = 1 (Reset), Q+ = 00 1 1 0
1 0 0 1 • If S = R = 0, Q+ = Q (no change)
1 0
1 1
1 1
0 not• S = R = 1 is not allowed.
1 1 1 allowed
16Summer 2012 ETE 204 - Digital Electronics
![Page 17: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/17.jpg)
SR Latch: Improper Operation
P ≠ Q′
17Summer 2012 ETE 204 - Digital Electronics
![Page 18: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/18.jpg)
SR Latch: Symbol
alwayscomplementary
Q'
Q
S Q
SRLatch
R Q'
18Summer 2012 ETE 204 - Digital Electronics
![Page 19: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/19.jpg)
SR Latch: Timing Diagram
store set store reset
Q'
Q
= propagation delay of the latch
19Summer 2012 ETE 204 - Digital Electronics
![Page 20: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/20.jpg)
SR Latch: Characteristic Equation
Q = present state
Q+ = next state
Characteristic Equation: Q+ = S + R'.Q (S.R = 0)20Summer 2012 ETE 204 - Digital Electronics
![Page 21: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/21.jpg)
SR Latch: using NAND gates
A B NAND
0 X 1
1 X X'
S' R' Q Q+
1 1 0 0
1 1 1 1
1 0 0 0
1 0 1 0
0 1 0 1
0 1 1 1
0 0 0 not
0 0 1 allowed
21Summer 2012 ETE 204 - Digital Electronics
![Page 22: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/22.jpg)
Gated D Latch● A Gated D Latch has two inputs
- Gate (G) input
- Data (D) input
● It can be constructed from an SR Latch andadditional logic gates.
● It has the following behavior
- G = 1: D is passed to Q (Q+ = D)
- G = 0: Q remains unchanged (Q+
= Q)
● Also referred to as a transparent latch. 22Summer 2012 ETE 204 - Digital Electronics
![Page 23: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/23.jpg)
Gated D Latch: Circuit and Timing
NOR gates
23
Summer 2012 ETE 204 - Digital Electronics
![Page 24: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/24.jpg)
Gated D Latch: Symbol and Truth Table
No invalid inputs!
24Summer 2012 ETE 204 - Digital Electronics
![Page 25: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/25.jpg)
Gated D Latch: Characteristic Equation
0 2 6 4
1 3 7 5
Characteristic Equation: Q+ = G'.Q + G.D
Spring 2011 ECE 30 - Digital Electronics 25Summer 2012 ETE 204 - Digital Electronics
![Page 26: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/26.jpg)
Gated D Latch: using NAND gates
S'
R'
NAND gates
26Summer 2012 ETE 204 - Digital Electronics
![Page 27: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/27.jpg)
Flip-Flops
27Summer 2012 ETE 204 - Digital Electronics
![Page 28: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/28.jpg)
D Flip-Flop● A D Flip-Flop has two inputs
- Clock (Ck) --- denoted by the small arrowhead
- Data (D)
● The output of the D Flip-Flop changes in response tothe clock input only.
- not in response to a change in the D input
● The D Flip-Flop is edge-triggered not level-sensitive
- Positive (or rising) edge-triggered: 0 → 1
– Negative (or falling) edge-triggered: 1 → 0
28Summer 2012 ETE 204 - Digital Electronics
![Page 29: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/29.jpg)
D Flip-Flop
Characteristic Equation:
Q+ = D
29Summer 2012 ETE 204 - Digital Electronics
![Page 30: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/30.jpg)
D Flip-Flop: Timing Diagram
Which clock edge is the D flip-flop triggered on?
30Summer 2012 ETE 204 - Digital Electronics
![Page 31: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/31.jpg)
D Flip-Flop (master-slave)
Gated D Latches
Enabled on opposite levels of the clock
31Summer 2012 ETE 204 - Digital Electronics
![Page 32: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/32.jpg)
D Flip-Flop: Timing Diagram
Which clock edge is the D flip-flop triggered on?
32Summer 2012 ETE 204 - Digital Electronics
![Page 33: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/33.jpg)
D Flip-Flop: Setup and Hold Times
Setup time Hold time
Propagation delay
33Summer 2012 ETE 204 - Digital Electronics
![Page 34: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/34.jpg)
D Flip-Flop: Minimum Clock Period
34Summer 2012 ETE 204 - Digital Electronics
![Page 35: ETE 204 - Digital Electronics](https://reader036.vdocuments.us/reader036/viewer/2022062308/5681332a550346895d9a1ae4/html5/thumbnails/35.jpg)
Questions?
35Summer 2012 ETE 204 - Digital Electronics