eecs 270c spring 2008 prof. michael green univ. of california, irvine 1 motivation for cdr:...
DESCRIPTION
EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 3 RZ spectrum has energy at 1/T c conventional phase detector can be used. f Return-to-Zero vs. Non-Return-to-Zero Formats NRZ RZ NRZ spectrum has null at 1/T c ?? TbTb fTRANSCRIPT
![Page 1: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/1.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
1
Motivation for CDR: Deserializer (1)
If input data were accompanied by a well-synchronized clock, deserialization could be done directly.
Input clock
Input data
channel
€
÷ 2
€
÷ 2
1:2DMUX
1:2DMUX
1:2DMUX
![Page 2: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/2.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
2
• Providing two high-speed channels (for data & clock) is expensive.
• Alignment between data & clock signals can vary due to different channel characteristics for the different frequency components. Hence retiming would still be necessary.
Clock
Data
input data ClockRecovery
circuit
retimed data
recovered clock
PLLs naturally provide synchronization between external and internal timing sources.A CDR is often implemented as a PLL loop with a special type of PD...
Motivation for CDR (2)
![Page 3: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/3.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
3
RZ spectrum has energy at 1/Tc conventional phase detector can be used.
f
€
Sx f( )
€
1Tb
Return-to-Zero vs. Non-Return-to-Zero Formats
NRZ
RZ
1 0 1 1 0 1 0
NRZ spectrum has null at 1/Tc ??
Tb
f
€
⇒
€
⇒
€
2Tb
€
3Tb
€
2Tb
€
Sx f( )
![Page 4: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/4.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
4
Phase Detection of RZ Signals
Vdata
VRCK
Vd
Vdata
VRCK
Vd
• Phase detection operates same as for clock signals for logic 1.• Vd exhibits 50% duty cycle for logic 0.
• Kpd will be data dependent.
![Page 5: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/5.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
5
Phase Detection of NRZ Signals
Vdata
VRCK
Vd
Vdata
VRCK
Vd
Since data rate is half the clock rate, multiplying phase detection is ineffective.
• RZ signals can use same phase detector as clock signals• RZ data path circuitry requires bandwidth that is double that of NRZ.• Different type of phase detection required for NRZ signals.
![Page 6: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/6.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
6
Idea: Mix NRZ data with delayed version of itself instead of with the clock.
Example: 1010 data pattern (differential signaling)
€
12Tb
€
1Tb
€
•
€
•
€
•
€
•
€
•
€
•
€
•
€
•
€
•
X X
= =
Tb
€
32Tb
€
52Tb
fundamental generated
€
2Tb
€
12Tb
€
32Tb
€
52Tb
![Page 7: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/7.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
7
Operation of D Flip-Flips (DFFs)
CMOS transmission gate:
D
CK
CK
CK
CK
QI
latch:
D
CK
CK
CK
CK
QICK
CK CK
CK
Q
Master Slave
DFF:
Ideal waveforms:
D
CK
Q
D0 D1 D2
D0 D1 D2
Symbol:
D Q
No bubble Q changes following rising edge of CK
![Page 8: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/8.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
8
DFF Setup & Hold Time
tsetup thold
When a data transition occurs within the setup & hold region, metastability occurs.
D
CK
Q
At CK rising edge, the master latches and the slave drives.
![Page 9: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/9.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
9
DFF Clock-to-Q Delay
D
CK
CK
CK
CK
QICK
CK CK
CK
Q
Master Slave
D0 D1 D2
D0 D1 D2
D
CK
Q
tck-q
tck-q is determined by delays of tgate and inverter.
![Page 10: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/10.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
10
Din
RCK
P
Q
Q
P
D0
D0
D1
€
⊕D1
D2
€
⊕D2
D3
€
⊕D3
D4
€
⊕
D1 D2 D3
D0 D1 D2 D3
D0 D1 D2 D3
D0 D1 D2 D3
D0
D1
€
⊕D1
D2
€
⊕D2
D3
€
⊕D3
D4
€
⊕
Din
RCK
Delay between Din to Q is related to phase between Din & RCK
Realization of Data/Data Mixing :
RCK early: RCK synchronized:
Same as Din, synchronized with RCK
![Page 11: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/11.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
11
Define zero phase difference as a data transition coinciding with RCK falling edge; i.e., RCK rising edge is in center of data eye.
€
Δφ2π
=ΔtTb
−12
Q
P
Din
RCK
RCK early (Δf < 0): RCK synchronized (Δf = 0):
Tb
Δt
Tb
Δt
€
Δt=TbΔφ2π
+12
⎡ ⎣ ⎢
⎤ ⎦ ⎥
![Page 12: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/12.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
12
Din
RCK
P
Q
0101… pattern: 0011… pattern:
Phase detector characteristic also depends on transition density:
Q
P
Din
RCK
€
V P =V swing ⋅2ΔtTb
−1 ⎛ ⎝ ⎜
⎞ ⎠ ⎟
€
V P =V swing ⋅ΔtTb
−1 ⎛ ⎝ ⎜
⎞ ⎠ ⎟
In general,
€
V P =V swing ⋅2αΔtTb
−1 ⎛ ⎝ ⎜
⎞ ⎠ ⎟ where α average transition density
![Page 13: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/13.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
13
€
ΔtTb
=Δφ2π
+12
€
V P
V swing
=2α ΔtTc
−1
€
V P
V swing
=απΔφ+(α −1)
-π +πΔf
€
V P
V swing
α = 0.25α = 0.5
α = 1
€
Kπd =απ
€
Δφ=0 ⇒V P
V swing
=α−1
Both slope and offset of phase-voltage characteristicvary with transition density!
Constructing CDR PD Characteristic
slope:
intercept:
![Page 14: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/14.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
14
To cancel phase offset:
Din
RCK
P
Q
R
QR
D0 D1 D2 D3
D0 D1 D2 D3
Q
RCK
QR
R
Kpd still varies with α,but offset variation cancelled.
C. R. Hogge, “A self-correcting clock recovery circuit,” IEEE J. Lightwave Tech., vol. 3, pp. 1312-1314, Dec. 1985.
Always 50% duty cycle;average value is
€
(α −1)⋅V swing
-π+π
€
V P −V R
V swing
€
Δφ
+1
-1
α = 1α = 0.5
![Page 15: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/15.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
15
Transconductance Block
ISS ISS
P+ P- R- R+
Iout+ Iout-
![Page 16: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/16.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
16
Due to inherent mixing operation, Hogge PD is not a good frequency detector. A frequency acquisition loop with a reference clock is usually needed:
J. Cao et al., “OC-192 transmitter and receiver in 0.18 CMOS,” JSSC. vol. 37, pp. 1768-1780, Dec. 2002.
![Page 17: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/17.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
17
Non-Idealities in Hogge Phase Detector:A. Clock-to-Q Delay (1)
Din
RCK
P
Q
R
QR
Din
RCK
Q
QR
P
R
tck-Q
tck-Q
![Page 18: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/18.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
18
Din
RCK
Q
QR
P
R
tck-Q
tck-Q
€
VP −VR
Vswing
€
Δφ
+α
-αfos
€
φos =2πtck−QTc
Non-Idealities in Hogge Phase Detector:A. Clock-to-Q Delay (2)
Result is an input-referred phase offset:
![Page 19: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/19.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
19
Din
RCK
tck-Q
CDRDin
Dout
RCK
Phase offset moves RCK away fromcenter of data, making retiming lessrobust.
Non-Idealities in Hogge Phase Detector:A. Clock-to-Q Delay (3)
![Page 20: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/20.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
20
Non-Idealities in Hogge Phase Detector:A. Clock-to-Q Delay (4)
Din
RCK
P
Q
R
QR
tck-Q
tck-Q
Δt
Set
€
Δt≈tCK−Q
DΔt
Din
DΔt
RCK
Q
QR
P
R
Use a compensating delay:
![Page 21: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/21.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
21
Non-Idealities in Hogge Phase Detector:B. Delay Between P & R (1)
Din
RCK
P
Q
R
QR
Din
RCK
Q
QR
P
R
P and R are offset by 1/2 clock period
![Page 22: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/22.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
22
P
R
Din
RCK
P
Q
R
QR
Vcontrol
to VCO
Non-Idealities in Hogge Phase Detector:B. Delay Between P & R (2)
Average value of Vcontrol is well-controlled, but resulting ripplecauses high-frequency jitter.
![Page 23: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/23.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
23
Idea: Based on R output, create compensating pulses:
Din
RCK
€
P
€
R
€
′ P
€
′ R
DFF
latch
latch
latch
Din
RCK
Q
QR
P (up)
R (dn)
Vcontrol
Standard Hogge/charge pump operation for single input pulse:
Non-Idealities in Hogge Phase Detector:B. Delay Between P & R (3)
![Page 24: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/24.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
24
Din
RCK
€
P
€
R
€
′ P
€
′ R
DFF
latch
latch
latchQ4
Q3
Q2
Q1
Din
RCK
Q4
Q3
Q2
Q1
Vcontrol
P (up)
R (dn)
P’(dn)
R’(up)
Cancels out effect of next pulse
Non-Idealities in Hogge Phase Detector:B. Delay Between P & R (4)
![Page 25: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/25.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
25
Other Nonidealities of Hogge PD (1)
PD D
iffer
entia
l Out
put (
mV
)
0
-20
-40
-60
60
40
20
0 10p 20p 30p 40p 50p-30p-40p-50p
-20p -10p
Data Delay in regard to Clock (s)
response from ideal linear PD
simulated result of one linear PD
![Page 26: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/26.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
26
Effect of Transition Density:
Other Nonidealities of Hogge PD (2)
![Page 27: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/27.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
27
Effect of DFF bandwidth limitation:
Other Nonidealities of Hogge PD (3)
![Page 28: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/28.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
28
Effect of XOR bandwidth limitation:
Since the PD output signals are averaged, XOR bandwidth limitation has negligible effect.
Other Nonidealities of Hogge PD (4)
![Page 29: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/29.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
29
Effect of XOR Asymmetry:
Other Nonidealities of Hogge PD (5)
![Page 30: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/30.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
30
Binary Phase Detectors
Idea: Directly observe phase alignment between clock & data
Clock falling edge early:Decrease Vcontrol
Clock falling edge late:Increase Vcontrol
Clock falling edge centered:No change to Vcontrol
Ideal binary phase-voltage characteristic:
Δf
+1
-1
€
V P
V swing
Also known as “bang-bang” phase detector
![Page 31: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/31.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
31
D Flip-Flop as Phase Detector
Early clock:Data transitions align
with clock low
Late clock:Data transitions align
with clock high
Din
RCK
Din
RCK
RCK
€
Δ in
VP
VPRCK
€
Δ in
€
Δ in
€
Δ in
=
Realization using double-clocked DFF; note that RCK/Din connections are reversed:
Top (bottom) DFF detects on Din rising (falling) edge; DFF selected by opposite Din edge to avoid false transitions due to clock-q delay.
![Page 32: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/32.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
32
What happens if Δf=0?
tsetup
thold
D
CK
Q
• If transition at D input occurs within setup/hold time, metastable operation results.
• Q output can “hang’’ for an arbitrarily long time if zero crossings of D & CK occur sufficiently close together.
• Metastable operation is normally avoided in digital circuit operation(!)
![Page 33: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/33.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
33
Dog Dish Analogy
???
A dog placed equidistant between two dog dishes will starve (in theory).
![Page 34: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/34.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
34
Non-Idealities in Binary DFF Phase Detector
1. Metastable operation difficult to characterize & simulate, varies widely over processing/temperature variations. Kpd (and therefore jitter transfer function parameters) are difficult to analyze. Exact value of Kpd depends on metastable behavior and varies with input jitter.
2. Large-amplitude pattern-dependent variation is present in phase detector output while locked.
3. During long runs phase detector output remains latched, resulting in VCO frequency changing continuously:
VP
RCK
€
Δ in
€
fvco
![Page 35: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/35.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
35
Idea: Change VCO frequency for only one clock period
VP
RCK
€
Δ in
RCK early RCK late
Circuit realization should sample data with clock (instead of clock with data)while maintaining bang-bang operation.
![Page 36: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/36.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
36
Alexander Phase Detector
RCK
€
Δ in
Q1Q2
Q3 Q4
UP
DN
€
Din
RCKQ1
Q2
Q3
Q4
UP
DN
RCK earlyQ1 leads Q3; Q2/Q4 in phase
RCK lateQ3 leads Q1; Q1/Q4 in phase
![Page 37: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/37.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
37
Simulation Results: Alexander PD
DFF outputs
VCO controlvoltage
![Page 38: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/38.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
38
Binary PDLinear PD
Simulation Comparison: Linear vs. Binary
• very small freq. acquisition range• low steady-state jitter
• high freq. acquisition range• high steady-state jitter
Vcontrol Vcontrol
![Page 39: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/39.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
39
Half-Rate CDRs
To relax speed requirements for a given fabrication technology, a half-rate clock signal can be recovered:
Din
RCK
RCK2
input data
full-rate recovered clock
half-rate recovered clock
• Can be used in in applications (e.g., deserializer) where full-rate clock is not required.
• Duty-cycle distortion will degrade bit-error ratio & jitter tolerance compared to full-rate versions.
![Page 40: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/40.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
40
Idea 1: Input data can be immediately demultiplexed with half-rate clock
Din
RCK2
DA
DB
Din
RCK2
DA
DB
D0 D1 D2 D3 D4
D0 D2 D4
D1 D3
synchronized withclock transitions
![Page 41: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/41.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
41
Din
RCK2 latch latch
latch latch
DAXA
XB DB
DB
RCK2
Din
XA
XB
DA
Splitting D flip-flopsinto individual latches:
synchronized with RCK2
synchronized withboth RCK2 & Din
These pulse widths contain phase information.
![Page 42: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/42.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
42
DB
RCK2
Din
XA
XB
DA
€
P=X A ⊕X B
€
R =ΔA ⊕ΔB
RCK2
Din
P R
XA
XB
DA
DB€
×12
Complete Linear Half-Rate PD
J. Savoj & B. Razavi, “A 10Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector,” JSSC, vol. 36, pp. 761-768, May 2001.
![Page 43: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/43.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
43
Idea 2: Observe timing between Din, RCK and quadrature RCKQ
Din
RCK
RCKQ
Din
RCK
RCKQ
S0 S1 S2 S0 S1 S2
Clock early Clock late
S0, S2 sampled with RCK transitions S1 sampled with RCKQ transitions
Phase logic:
€
S0 ⊕S1 =0( )αnd S1 ⊕S2 =1( )⇒
€
S0 ⊕S1 =1( )αnd S1 ⊕S2 =0( )⇒
€
S0 ⊕S1 =0( )αnd S1 ⊕S2 =0( )⇒
clock earlyclock lateno transition
![Page 44: EECS 270C Spring 2008 Prof. Michael Green Univ. of California, Irvine 1 Motivation for CDR: Deserializer (1) If input data were accompanied by a well-synchronized](https://reader035.vdocuments.us/reader035/viewer/2022062600/5a4d1b4d7f8b9ab0599a6372/html5/thumbnails/44.jpg)
EECS 270CSpring 2008
Prof. Michael GreenUniv. of California, Irvine
44
Din
RCK
RCKQ
DI
DQ
VPD
Din
RCK
RCKQ
DI
DQ
VPD
Din
RCK
RCKQ
DI
DQ
VPD
Clock early Clock late
J. Savoj & B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase detector,” JSSC, vol. 38, pp. 13-21, Jan. 2003.