ee143 s06 lecture 21 basic structure of cmos inverter

1Professor N Cheung, U.C. Berkeley

Lecture 21EE143 S06

Basic Structure of CMOS Inverter


Lecture 21EE143 S06

The MOSISCMOS Process

MOSIS is a foundry service that providesstandard CMOS fabrication

P-well CMOS


Lecture 21EE143 S06

Pattern mask openingFor p-well implant

Shallow implantation of boron

Diffusion drive-inTo form p-well in oxidizing ambient

Remove masking oxide


Lecture 21EE143 S06

Pad oxide growth and CVD Si3N4.Pattern field oxide regions

Blanket implant of Boron for p channel stop inside p-well

Protect p-well regions with photoresist.Implant Ph to form n channel stop outside p-well regions

LOCOS Oxidation

Thermal oxidation of gate SiO2


Lecture 21EE143 S06

Pattern poly-Si gates

Protect ALL n-channel transistors with photoresist.

Boron implantation to form source/drain of p-channel transistors and contacts to p-well

CVD poly-Si !!


Lecture 21EE143 S06

Protect ALL p-channeltransistors with photoresist.

CVD SiO2(Low-temperature oxide)

Pattern and etch contact openings to source/drain, well contact, and substrate contact.

Arsenic implantation to form source/drain of n-channel transistors and contacts to n-substrate


Lecture 21EE143 S06

Metal 1 deposition

Pattern and etch Metal 1 interconnects

CVD SiO2


Lecture 21EE143 S06

Pattern and etch contact openings to Metal 1.

Metal 2 deposition.

Pattern, and etch Metal 2 interconnects.


Lecture 21EE143 S06

3D view of a CMOS inverter after contact etch.


Lecture 21EE143 S06

Well Engineering

P-tub

N-tub

Twin Tub


Lecture 21EE143 S06

Twin Well CMOS Process Flow


Lecture 21EE143 S06

C(x)

x

Conventional well (depth and profilecontrolled by diffusion drive-in)

Retrograde well (depth and profilecontrolled by implantation energy and dose)

Retrograde Well

- formed by high energy (>200keV) implantation


Lecture 21EE143 S06

1) Very low thermal budget for well formation(no need for diffusion drive-in)

2) Retrograde Well is formed AFTER field oxidation⇒ small lateral diffusion and localized high conc under FOX

Conventional vs Retrograde Well


Lecture 21EE143 S06

Example: Formation of Channel Stop and Retrograde Wellin a single step

Channel stop Retrograde well


Lecture 21EE143 S06

Multiple Implants for Well Engineering


Lecture 21EE143 S06

Basic Silicon-on-Insulator (SOI) CMOS Process Flow


Lecture 21EE143 S06

SOI Process Flow (continued)


Lecture 21EE143 S06

Smallest featureprintable bylithography

SiO2

CVD oxide CVD oxide

n+ n+ n+ n+

poly-Si gate

Thermal gate oxide

Oxide spacer

AngledImplantn+ pocket

NormalS/D implant

TiSi2

Self-Aligned Channel V-gate by Optical Lithography(SALVO) Process

* Sub-50nm channels


Lecture 21EE143 S06

or

SALVO Process Flow

Chang et al, IEDM 2000

See HW#9 Problem

ee143 s06 lecture 21 basic structure of cmos inverter

Documents