ee100su08 lecture #17 (august 4 2008)ee100/su08/lecture... · ee100 summer 2008 bharathwaj...
TRANSCRIPT
![Page 1: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/1.jpg)
Slide 1EE100 Summer 2008 Bharathwaj Muthuswamy
EE100Su08 Lecture #17 (August 4th 2008)• OUTLINE
– HW #3s-#6s: Pick up from lab, regrades: talk to Bart (HW #4s are in lab as well)
– QUESTIONS?– Lecture schedule:
• Today: wrap up transistors• Wednesday (08/06): Review• Friday (08/08), Monday (08/11): NO LECTURE• Wednesday (08/13): TA review• Friday (08/15): Final exam
– Transistor introduction (MOSFETs)– Simple transistor circuit: resistive inverter– Transistor logic circuits
• Reading– Reader: Chapter 4 and 5 (concentrate on logic applications).
![Page 2: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/2.jpg)
Slide 2EE100 Summer 2008 Bharathwaj Muthuswamy
MOSFET• NMOS: Three regions of
operation– VDS and VGS normally
positive valus– VGS<Vt :cut off mode, IDS=0
for any VDS
– VGS>Vt :transistor is turned on
• VDS< VGS-Vt: Triode Region
• VDS> VGS-Vt: Saturation Region
• Boundary GS t DSv V v− =
2W KPKL
=
( )2)(22 DSDStGSD vvVvKP
LWi −−⋅=
( )22 tGSD VvKP
LWi −=
tto VVNote =:
![Page 3: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/3.jpg)
Slide 3EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 4: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/4.jpg)
Slide 4EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 5: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/5.jpg)
Slide 5EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 6: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/6.jpg)
Slide 6EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 7: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/7.jpg)
Slide 7EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 8: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/8.jpg)
Slide 8EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 9: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/9.jpg)
Slide 9EE100 Summer 2008 Bharathwaj Muthuswamy
Inverter = NOT Gate
VoutVin
Vin
Vout
VV/2
Ideal Transfer Characteristics
![Page 10: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/10.jpg)
Slide 10EE100 Summer 2008 Bharathwaj Muthuswamy
VDD/RD
VDD
NMOS Resistor Pull-Up
vDS
iD
0
vOUT
vIN0
VDD
RD
+
vDS = vOUT
–
iD
+vIN
–
VDD
RD
+
vDS = vOUT
–
iD
+vIN
–
Circuit: Voltage-Transfer Characteristic
VDD
VT
0110FA
AF
increasingvGS = vIN > VT
vGS = vin ≤ VT
vIN = VDD
VDD
![Page 11: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/11.jpg)
Slide 11EE100 Summer 2008 Bharathwaj Muthuswamy
![Page 12: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/12.jpg)
Slide 12EE100 Summer 2008 Bharathwaj Muthuswamy
Disadvantages of NMOS Logic Gates
• Large values of RD are required in order to– achieve a low value of VOL
– keep power consumption low
Large resistors are needed, but these take up a lot of space.
• One solution is to replace the resistor with an NMOSFET that is always on.
![Page 13: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/13.jpg)
Slide 13EE100 Summer 2008 Bharathwaj Muthuswamy
The CMOS Inverter: Intuitive Perspective
VDD
Rn
VIN = VDD
CIRCUIT SWITCH MODELS
VDD
Rp
VIN = 0 V
VOUT VOUT
VOL = 0 V VOH = VDD
Low static power consumption, sinceone MOSFET is always off in steady state
VDD
VIN VOUT
S
D
G
G S
D
![Page 14: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/14.jpg)
Slide 14EE100 Summer 2008 Bharathwaj Muthuswamy
Features of CMOS Digital Circuits
• The output is always connected to VDD or GNDin steady state→ Full logic swing; large noise margins→ Logic levels are not dependent upon the relative
sizes of the devices (“ratioless”)
• There is no direct path between VDD and GNDin steady state→ no static power dissipation
![Page 15: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/15.jpg)
Slide 15EE100 Summer 2008 Bharathwaj Muthuswamy
NMOS NAND Gate
• Output is low only if both inputs are highVDD
RD
A
B
F
Truth Table
![Page 16: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/16.jpg)
Slide 16EE100 Summer 2008 Bharathwaj Muthuswamy
NMOS NOR Gate
• Output is low if either input is high
VDD
RD
A B
F
011001010100FBA
Truth Table
![Page 17: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/17.jpg)
Slide 17EE100 Summer 2008 Bharathwaj Muthuswamy
An NMOSFET is a closed switch when the input is high
N-Channel MOSFET Operation
NMOSFETs pass a “strong” 0 but a “weak” 1
Y = X if A and BY = X if A or B
BA
XB
A
XY Y
![Page 18: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/18.jpg)
Slide 18EE100 Summer 2008 Bharathwaj Muthuswamy
A PMOSFET is a closed switch when the input is low
P-Channel MOSFET Operation
PMOSFETs pass a “strong” 1 but a “weak” 0
Y = X if A and B= (A + B) Y = X if A or B
= (AB)
BA
XB
A
XY Y
![Page 19: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/19.jpg)
Slide 19EE100 Summer 2008 Bharathwaj Muthuswamy
Pull-Down and Pull-Up Devices• In CMOS logic gates, NMOSFETs are used to connect
the output to GND, whereas PMOSFETs are used to connect the output to VDD.– An NMOSFET functions as a pull-down device when it
is turned on (gate voltage = VDD)– A PMOSFET functions as a pull-up device when it is
turned on (gate voltage = GND)
F(A1, A2, …, AN)
PMOSFETs only
NMOSFETs only…
…
Pull-upnetwork
Pull-downnetwork
VDD
A1A2AN
A1A2AN
input signals
![Page 20: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/20.jpg)
Slide 20EE100 Summer 2008 Bharathwaj Muthuswamy
CMOS NAND Gate
011101110100FBA
A
F
B
A B
VDD
![Page 21: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/21.jpg)
Slide 21EE100 Summer 2008 Bharathwaj Muthuswamy
CMOS NOR Gate
A
F
B
A
B
VDD
011001010100FBA
![Page 22: EE100Su08 Lecture #17 (August 4 2008)ee100/su08/lecture... · EE100 Summer 2008 Bharathwaj MuthuswamySlide 19 Pull-Down and Pull-Up Devices • In CMOS logic gates, NMOSFETs are used](https://reader034.vdocuments.us/reader034/viewer/2022042106/5e850231749f905a0f26db69/html5/thumbnails/22.jpg)
Slide 22EE100 Summer 2008 Bharathwaj Muthuswamy