eced full manual
DESCRIPTION
LAB MANUALTRANSCRIPT
![Page 1: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/1.jpg)
CMS COLLEGE OF ENGINEERING NAMAKKAL
DEPARTMENT
OF
ELECTRONICS AND COMMUNICATION ENGINEERING
EC6211 CIRCUITS AND DEVICES LAB
![Page 2: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/2.jpg)
EX NO: 01(a) VERIFICATION OF KIRCHOFF’S CURRENT LAW
CIRCUIT DIAGRAM:
PRACTICAL MEASUREMENT:
![Page 3: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/3.jpg)
AIM:To verify the Kirchhoff’s current law
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Resistor 1KΩ 32 Ammeter (0-200mA) 33 Bread Board - 14 Regulated Power Supply (0-30)V 15 Connecting Wires - As Required
THEORY:The current entering any junction is equal to the current leaving
that junction.
![Page 4: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/4.jpg)
i2 + i3 = i1 + i4This law is also called Kirchhoff's first law, Kirchhoff's point rule, or
Kirchhoff's junction rule (or nodal rule).The principle of conservation of electric charge implies that:
At any node (junction) in an electrical circuit, the sum of currents flowing into that node is equal to the sum of currents flowing out of that node,
or: The algebraic sum of currents in a network of conductors
meeting at a point is zero.Recalling that current is a signed (positive or negative) quantity
reflecting direction towards or away from a node, this principle can be stated as:
n is the total number of branches with currents flowing towards or away from the node.
TABULATION:
S NOVOLTAGE
(volts)I1
(mA)I2
(mA)I3
(mA)
![Page 5: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/5.jpg)
PROCEDURE: Connections are given as per the circuit diagram Vary the dual power supply and set the original output Measure the varying current using Ammeter Observation readings are completed as theoretical value Switch off the power supply
PRECAUTIONS:
Ammeter should be connected in series Voltmeter should be connected in parallel
![Page 6: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/6.jpg)
RESULT:Thus the Kirchhoff’s current law is verified.
EX NO: 01(b) VERIFICATION OF KIRCHOFF’S VOLTAGE LAW
CIRCUIT DIAGRAM:
PRACTICAL CIRCUIT:
![Page 7: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/7.jpg)
AIM:To verify the Kirchhoff’s voltage law
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Resistor 1KΩ,2.2kΩ,3.3kΩ Each 12 Voltmeter (0-20) V 33 Bread Board - 14 Regulated Power Supply (0-30)V 15 Connecting Wires - As Required
THEORY:
Kirchhoff’s voltage law states that the algebraic sum of voltage taken around a closed loop is equal to zero. In other words it is “In a closed loop the algebraic sum of applied emf is equal to the algebraic sum of product of current and resistance in that circuits.(i.e) potential rise is equal to potential drop.
∑ E (applied EMF)=∑ IR (Product of Current∧Resistance )
![Page 8: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/8.jpg)
PROCEDURE:
Connections are given as per the circuit diagram Vary the dual power supply and set the original output Measure the varying voltages using Voltmeter Observation readings are completed as theoretical value Switch off the power supply
TABULATION:
S NO VOLTAGE (volts) V1(volts) V2(volts) V3(volts)
PRECAUTIONS:
![Page 9: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/9.jpg)
Ammeter should be connected in series Voltmeter should be connected in parallel
RESULT:Thus the Kirchhoff’s voltage law is verified.
EX: NO: 02(a) VERIFICATION OF THEVENIN’S THEOREM
CIRCUIT DIAGRAM:
To Find V th:
![Page 10: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/10.jpg)
AIM:To verify the Thevenin’s theorem and by using Thevenin’s theorem find
the current through 2.2kΩ resistance of the given circuit.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY
1 Resistor1KΩ 2
2.2kΩ,3.3kΩ,560Ω,10kΩ
Each 1
2 Voltmeter (0-20) V 13 Multi meter - 14 Bread Board - 15 Regulated Power Supply (0-30)V 16 Connecting Wires - As Required
THEORY:
THEVENIN’S THEOREM
![Page 11: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/11.jpg)
Any linear active network with output terminal A and B can be replaced by an equivalent circuit with a single voltage source Vth (thevenin’s voltage) in series with Rth(thevenin’s resistance)Vth – open circuit voltage across terminal A & BRth – equivalent resistance obtained by looking back the circuit through the open circuit terminal A and B
THEORITICAL CALCULATION
Thevenin’s voltage, Vth = V [R2 / (R 1 + R 2)] Volts
To Find Rth:
TABULATION:
S.No Vth Rth RL
![Page 12: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/12.jpg)
PROCEDURE:
Determination of Thevenin’s voltage, Vth: Make the connections as per the circuit diagram Switch on the power supply Vary the regulated power supply to a specified voltage and note
down the corresponding voltmeter readings Repeat the previous step for different voltage by varying the R. P. S. Switch off the power supply
Determination of load current, IL: Make the connections as per the circuit diagram Switch on the power supply Vary the regulated power supply to a specified voltage and note
down the corresponding ammeter readings Repeat the previous step for different voltage by varying the R. P. S. Switch off the power supply
I l= V thR th+R l
![Page 13: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/13.jpg)
RESULT:Thus the Thevenin’s theorem is verified and current through 2.2 kΩ is
calculated.
EX: NO: 02(b) VERIFICATION OF NORTON’S THEOREM
CIRCUIT DIAGRAM
PRACTICAL DIAGRAM (To Measure IN)
![Page 14: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/14.jpg)
AIM:To verify the Norton’s theorem and by using Norton’s theorem find the
current through 3.3kΩ resistance of the given circuit.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY
1 Resistor1KΩ,2.2kΩ,3.3kΩ,100Ω,
10kΩEach 1
2 Ammeter (0-200) mA 13 Multi meter - 14 Bread Board - 15 Regulated Power Supply (0-30)V 16 Connecting Wires - As Required
THEORY:NORTON’S THEOREM
![Page 15: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/15.jpg)
Any linear active network with output terminals A & B can be replaced by an equivalent circuit with a single current source I with Rth (Thevenins resistance).Where,Rth is the equivalent resistance obtained by looking back the circuit through the open terminal A & B.
TO MEASURE RN (RTH)
NORTON’S EQUIVALENT CIRCUIT
TABULATION
S.No IN(mA) RN(kΩ)
PROCEDURE: Identify the element which we have to find the value of current.
![Page 16: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/16.jpg)
Disconnect the load terminal and short circuit it. Find the Current (Norton Circuit’s Current, IN) using current
division or Mesh Analysis. For calculating Rthor RN short circuit the voltage sources and open
circuit the terminal where the current is to be calculated (and open the current source if present).
Draw Norton’s equivalent circuit. Formula for calculating the load current through the branch or load terminal is given by
I L= IN RNRN+RL
RESULT:
Thus the Norton’s theorem is verified and current through 3.3 kΩ is calculated.
![Page 17: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/17.jpg)
EX: NO: 03 VERIFICATION OF SUPERPOSITION THEOREM
CIRCUIT DIAGRAM:
V1 SOURCE ALONE:
V2 SOURCE ALONE:
![Page 18: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/18.jpg)
AIM:To verify the Superposition theorem and by using Superposition
theorem find the current through 3.3kΩ resistance of the given circuit.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Resistor 1KΩ,2.2kΩ,3.3kΩ Each 12 Ammeter (0-200) mA 13 Multi meter - 14 Bread Board - 15 Regulated Power Supply (0-30)V 16 Connecting Wires - As Required
THEORY:
In a linear bilateral active network containing more than one source the total response obtained is algebraic sum of response obtained individually considering only one source at a time the source being suitable suppressed.
While calculating response by a single source all the other sources are replaced by their internal resistances. If no internal resistance is there short circuit the voltage source and open circuit the current source.
![Page 19: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/19.jpg)
TABULATION 1:
S NO
VOLTAGE (V1)In volts
VOLTAGE (V2)In volts
AMMETER READING I (mA)
TABULATION 2:
S NO
VOLTAGE (V1)
In volts
AMMETER READING
I’ (mA)
VOLTAGE (V2)
In volts
AMMETER READING I” (mA)
TOTAL CURRENTI= I’ + I” In mA
![Page 20: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/20.jpg)
PROCEDURE:
Connect the diagram as shown in the figure. Vary V1 and V2 simultaneously and measure the
corresponding ammeter reading for each setting. Tabulate the readings. Vary V1 and measure corresponding I1 using ammeters. Vary V2 and measure corresponding I2 using ammeters. Calculate the total current I using I1+I2 and compare it with
readings obtained
![Page 21: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/21.jpg)
RESULT:Thus the Superposition theorem is verified and current through load resistor 3.3 kΩ is calculated.
EX: NO: 04(a) VERIFICATION OF MAXIMUM POWER TRANSFER THEOREM
CIRCUIT DIAGRAM:
MODEL GRAPH
![Page 22: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/22.jpg)
AIM:
To verify the Maximum power transfer theorem in a purely passive circuit and the load resistance is variable.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Resistor 10KΩ,2.2kΩ Each 12 Ammeter (0-200) mA 13 Voltmeter (0-20)V 14 Bread Board - 15 Regulated Power Supply (0-30)V 16 Connecting Wires - As Required
THEORY:
![Page 23: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/23.jpg)
Maximum power will be delivered from a voltage source to a load, if load resistance is equal to the internal resistance of the sources.
Pmax= V th
2
4 RL
Where Vth is the open circuited voltage across the network terminals and RL is the load resistance.
TABULATION:S.
NoLOAD
RESISTANCE(kΩ)
VOLTAGE(V)
CURRENT(mA)
POWER( P=VI )(mW)
![Page 24: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/24.jpg)
PROCEDURE: Connect the diagram as shown in the figure. Initially RPS voltages get constant for 10V. Varying the load resistance (RL) corresponding to V, I are
noted. Graph is drawn between RLand power.
Pmax= V th
2
4 RL
![Page 25: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/25.jpg)
RESULT:Thus the maximum power transfer theorem is verified.
EX: NO: 04(b) VERIFICATION OF RECIPROCITY THEOREM
CIRCUIT DIAGRAM I
CIRCUIT DIAGRAM II
![Page 26: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/26.jpg)
AIM:
To verify reciprocity theorem for a network practically with theoretical calculation.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1
Resistor1kΩ,100Ω, 100 Ω,
470 ΩEach 1
2 Ammeter (0-200) mA 13 Bread Board - 14 Regulated Power Supply (0-30)V 15 Connecting Wires - As Required
THEORY:
![Page 27: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/27.jpg)
In any linear bilateral network the ratio of voltage to current response, in any element to the input is constant even when the position of the input and output are interchanged.
PROCEDURE: Connect the diagram as shown in the figure. Note down the ammeter readings and find the ratio of
output current to input voltage. Interchange the position of ammeter reading and find the
ration of output current to input voltage. Compare this value with the value observed in above step.
TABULATION I: (BEFORE INTERCHANGING)
S NO VOLTAGE (volts) CURRENT (mA)Z= VI kΩ
![Page 28: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/28.jpg)
TABULATION II: (AFTER INTERCHANGING)
S NO VOLTAGE (volts) CURRENT (mA)Z= VI kΩ
![Page 29: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/29.jpg)
RESULT:Thus the Reciprocity theorem is verified for the given network
with the theoretical calculation.
EX: NO: 05(a) CHARACTERISTICS OF PN JUNCTION DIODE
CIRCUIT DIAGRAM:
FORWARD BIAS:
![Page 30: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/30.jpg)
REVERSE BIAS:
AIM:
To study the characteristics of PN junction diode under forward bias and reverse bias condition
![Page 31: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/31.jpg)
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Diode IN4007 12 Resister 1KΩ 13 Ammeter (0-200)mA 14 Voltmeter (0-20)V 15 Bread Board - 16 Regulated Power Supply (0-30)V 17 Connecting Wires - As Required
THEORY:A diode is a two terminal unijunction device which is
formed by joining a P type and N type semiconductor through a metallic junction. If the positive of the supply is connected to the P type material and negative terminal is connected to the N type region then the diode is said to be forward biasing. If the connections are reversed then it is known as reverse bias.
During the forward biasing, electrons and holes are repelled toward the PN junction, where they recombine to form neutral changes and are replaced by free electrons from the battery. This movement of changes maintains a high forward current through the diode in the form of free electrons passing from the N material, toward the positive terminal of the battery. Because current flows in this connection, the diode is said to have a low forward resistance.
SYMBOL
![Page 32: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/32.jpg)
MODEL GRAPH:
PROCEDURE: Connect the circuit as per the circuit diagram. By varying the RPS get the different forward voltage in the
voltmeter and note down the corresponding forward current in the ammeter.
Plot the graph between voltages vs. current. For Reverse bias change the circuit according to the
diagram Now vary the reverse voltage and note down the reverse
current value and plot the graph.
![Page 33: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/33.jpg)
TABULATION:
FORWARD BIAS REVERSE BIASSUPPLY
VOLTAGE (V)
VOLTAGE IN volts
(V F )
CURRENT IN mA
(IF)
SUPPLY VOLTAGE
(V)
VOLTAGE IN volts
(V R )
CURRENT IN mA
(IR)
![Page 34: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/34.jpg)
RESULT:Thus the characteristics of PN junction diode is studied and its VI
characteristics is drawn
![Page 35: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/35.jpg)
EX: NO: 05(b) CHARACTERISTICS OF ZENER DIODE CIRCUIT DIAGRAM:
FORWARD BIAS:
REVERSE BIAS:
![Page 36: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/36.jpg)
AIM:
To study the characteristics of Zener diode under forward bias and reverse bias condition
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Zener Diode IN4007 12 Resistor 1KΩ 13 Ammeter (0-200)mA 14 Voltmeter (0-20)V 15 Bread Board - 16 Regulated Power Supply (0-30)V 17 Connecting Wires - As Required
THEORY:A Zener diode is a diode which allows current to flow in the forward
direction in the same manner as an ideal diode, but will also permit it to flow in the reverse direction when the voltage is above a certain value known as the breakdown voltage, "zener knee voltage" or "zener voltage" or "avalanche point".
The device was named after Clarence Zener, who discovered this electrical property. Many diodes described as "zener" diodes rely instead on avalanche breakdown as the mechanism. Both types are used. Common applications include providing a reference voltage for voltage regulators, or to protect other semiconductor devices from momentary voltage pulses.
SYMBOL
![Page 37: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/37.jpg)
MODEL GRAPH:
PROCEDURE: Connect the circuit as per the circuit diagram. By varying the RPS get the different forward voltage in the
voltmeter and note down the corresponding forward current in the ammeter.
Plot the graph between voltages vs. current. For Reverse bias change the circuit according to the
diagram Now vary the reverse voltage and note down the reverse
current value and plot the graph.
![Page 38: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/38.jpg)
TABULATION:
FORWARD BIAS REVERSE BIASSUPPLY
VOLTAGE (V)
VOLTAGE IN volts
(V F )
CURRENT IN mA
(IF)
SUPPLY VOLTAGE
(V)
VOLTAGE IN volts
(V R )
CURRENT IN mA
(IR)
![Page 39: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/39.jpg)
RESULT:Thus the characteristics of Zener diode is studied and its VI
characteristics is drawn.
![Page 40: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/40.jpg)
EX: NO: 06 CHARACTERISTICS OF CE CONFIGURATION
SYMBOL: PIN DIAGRAM:
CIRCUIT DIAGRAM:
![Page 41: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/41.jpg)
AIM:To plot the characteristics curve of a Bipolar Junction Transistor in
Common Emitter configuration.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Bipolar Junction Transistor BC107 12 Resistor 1KΩ 23 Ammeter (0-200)mA 24 Voltmeter (0-20)V 25 Dual Regulated Power
Supply(0-30)V 1
6 Bread Board - 17 Connecting Wires - As Required
THEORY:The transistor being three terminal devices makes it applicable as an
amplifier by making one of the terminal common to both the input and output. Depending on which terminal is made common the transistor is classified into three configurations Common Base, Common Collector, Common Emitter.
Common Emitter configuration: The input is given to the base and output is observed at the collector here.
Ai = Ic/Ib since Ic>>Ib the current gain is high.
Similarly Av = Vc/Vb, Av=Ic.Rc/IbRb. Since Ic>>Ib and Rc>>Re,Av is also high.
With high current gain and voltage gain the power gain is also high. Due to this the CEconfiguration is most preferred.
![Page 42: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/42.jpg)
MODEL GRAPH:
Input characteristics:
TABULATION FOR INPUT CHARACTERISTICS: VCE =
S NO VBE (V) IB (uA) VBE (V) IB (uA)
![Page 43: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/43.jpg)
PROCEDURE:
Input Characteristics: Connect the circuit as per the circuit diagram. Find the value of IB with respect to the change in VBE at
constant value of VCE. Repeat the same procedure for another VCE. Plot the graph from the observed values.
Output Characteristics: Connect the circuit as per the circuit diagram. Find the value of IC with respect to the change in VCE at
constant value of IB. Repeat the same procedure for another IB. Plot the graph from the observed values.
![Page 44: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/44.jpg)
MODEL GRAPH:
Output characteristics:
TABULATION FOR OUTPUT CHARACTERISTICS:
S NO
IB (uA) = IB (uA) =
VCE(V) IC (mA) VCE(V) IC (mA)
![Page 45: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/45.jpg)
RESULT:
Thus the characteristics curve of a Bipolar Junction Transistor in Common Emitter configuration is plotted.
![Page 46: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/46.jpg)
EX: NO: 07 CHARACTERISTICS OF CB CONFIGURATION
CIRCUIT DIAGRAM:
‘
![Page 47: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/47.jpg)
MODEL GRAPH:Input characteristics: Output characteristics:
AIM:To plot the characteristics curve of a Bipolar Junction Transistor in
Common Base configuration.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Bipolar Junction Transistor BC107 12 Resistor 1KΩ 23 Ammeter (0-200)mA 24 Voltmeter (0-20)V 25 Dual Regulated Power
Supply(0-30)V 1
6 Bread Board - 17 Connecting Wires - As Required
![Page 48: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/48.jpg)
THEORY:The transistor being three terminal devices makes it applicable as an
amplifier by making one of the terminal common to both the input and output. Depending on which terminal is made common the transistor is classified into three configurations Common Base, Common Collector, Common Emitter.
Common Base configuration: The input is given to the emitter and output is observed at the collector here.
Ai = Ic/Ie
TABULATION FOR INPUT CHARACTERISTICS:S
NOVCB = VCB =
VEB (V) I (uA) VEB (V) IE (uA)
![Page 49: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/49.jpg)
TABULATION FOR OUTPUT CHARACTERISTICS:
S NO
IB (uA) = IB (uA) =
VCE(V) IC (mA) VCE(V) IC (mA)
PROCEDURE:
Input Characteristics: Connect the circuit as per the circuit diagram. Find the value of IB with respect to the change in VBE at
constant value of VCE. Repeat the same procedure for another VCE. Plot the graph from the observed values.
Output Characteristics: Connect the circuit as per the circuit diagram. Find the value of IC with respect to the change in VCE at
constant value of IB. Repeat the same procedure for another IB. Plot the graph from the observed values.
![Page 50: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/50.jpg)
RESULT:
Thus the characteristics curve of a Bipolar Junction Transistor in Common Emitter configuration is plotted.
![Page 51: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/51.jpg)
EX: NO: 08 CHARACTERISTICS OF JFET
SYMBOL: PIN OUT:
CIRCUIT DIAGRAM:
![Page 52: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/52.jpg)
AIM:To plot the characteristics curve of a JFET( Junction Field Effect
Transistor).
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Junction Field Effect Transistor BFW10 12 Ammeter (0-200)mA 13 Voltmeter (0-20)V 24 Dual Regulated Power Supply (0-30)V 15 Bread Board - 16 Connecting Wires - As Required
THEORY:
The junction gate field-effect transistor (JFET) is the simplest type of field effect transistor. A piece of n-type semiconductor material (channel) is sandwiched between two smaller pieces of p-type (gates). The ends of the channel are designated as drain (D) and the source (S), and the two pieces of p-type material are connected together and their terminal is named the gate (G).
When the gate is biased negative with respect to the source, the PN junctions are reverse biased & depletion regions are formed. The channel is more lightly doped than the p type gate, so the depletion regions penetrate deeply in to the channel. The result is that the channel is narrowed, its resistance is increased, & ID is reduced. When the negative bias voltage is further increased, the depletion regions meet at the center & ID is cutoff completely.
![Page 53: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/53.jpg)
MODEL GRAPH:
Drain Characteristics: Transfer Characteristics:
TABULATION DRAIN CHARACTERISTICS: TRANSFER CHARACTERISTICS:
![Page 54: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/54.jpg)
PROCEDURE:
DRAIN CHARACTERISTICS:
Connect the circuit as per the circuit diagram. Set the gate voltage VGS. Vary VDS& note down the corresponding ID. Plot the graph VDS Vs ID for constant VGS.
TRANSFER CHARACTERISTICS:
Connect the circuit as per the circuit diagram. Set the drain voltage VDS. Vary the gate voltage VGS& note down the corresponding ID. Plot the graph VGS Vs ID for constant VDS.
RESULT:Thus the drain and transfer characteristics of a JFET was obtained
successfully.
![Page 55: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/55.jpg)
EX: NO: 09(a) CHARACTZERISTICS OF UJT
SYMBOL: PIN DIAGRAM:
CIRCUIT DIAGRAM
EQUIVALENT CIRCUIT:
![Page 56: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/56.jpg)
AIM:To Study the characteristics of Unipolar Junction Transistor.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Transistor 2N2646 12 Resistor 1KΩ 23 Ammeter (0-200) mA 14 Volt meter (0-20)V 15 Bread Board - 16 Regulated Power Supply (0-30)V 27 Connecting Wires - As Required
THEORY:UNIJUNCTION TRANSISTORThis is a three terminals, single or uni – junction semiconductor device.
The unijunction transistor (UJT) finds its main application in switching circuit, where rapid discharge of the capacitor is desired.
UJT consists of an N type semiconductor bar, is lightly doped. Two terminals base 1and base 2 are taken out from the upper and lower end of the bar. A heavily doped P – region is diffused into the n type bar, which results in a PN – junction. A terminal is taken out of this region and named as emitter. The emitter is always forward biased with respect to base 1.When a voltage Vbb is applied to the base terminals a drop appears across the internal resistance as follows.Drop across the resistor between emitter & base 2 (R2) = V2 + Vbb R2 / (R1 +R2).Similarly , the drop across resistor , R1 is V 1 = Vbb R1 / (R1+R2). The ratio of the internal resistors is defined as the Intrinsic stand off ratio, h, so V1=hVbb. Due to the existing PN junction, a depletion potential create and when a voltage is given to the device at the emitter terminal , the device does not conduct still the emitter voltage, Vee exceeds the sum of the depletion potential and the drop across R1, that is Vee>Vd + V1.B.
![Page 57: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/57.jpg)
MODEL GRAPH:
TABULATION
S NOVBB1 VBB2 = 2V
VE (V) IE(mA)
![Page 58: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/58.jpg)
PROCEDURE: Rig up the circuit as per the circuit diagram. Set VBB = 10V. Vary VEE and note down the readings of VEB1 & IE
Plot the graph: VEB1 vs IE for a constant VBB
Determine the intrinsic stand-off ratio.
RESULT:
Thus the Characteristics of UJT was plotted.
![Page 59: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/59.jpg)
EX: NO: 09(b) CHARACTZERISTICS OF SCR
SYMBOL: PIN DIAGRAM:
CIRCUIT DIAGRAM:
FORWARD CHARACTERISTICS:
![Page 60: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/60.jpg)
AIM:To Study the Operation and VI characteristics of Silicon Controlled
Rectifier
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 SCR TY604 12 Resistor 1KΩ,6.8KΩ 1,1
3 Ammeter(0-200) mA(0-500)uA
11
4 Volt meter (0-20)V 15 Bread Board - 16 Regulated Power Supply (0-30)V 27 Connecting Wires - As Required
THEORY:The Silicon controlled Rectifier (SCR) is an unidirectional, Four
layer, PNPN device. The outer P and N layer are heavily doped. The outer P layer is called Anode, the outer N layer is called cathode and the middle P layer is called Gate. Under forward bias, Anode is +ve w.r.t Cathode. But the device is not ON only under forward bias condition. To make it ON, current is passed through the Gate terminal (IG). Hence the SCR is a current operating device.When the Gate terminal is open, ie when IG =0, after a certain forward bias voltage, the SCR turns ON. This voltage is called forward Break over Voltage (VBO).When the Gate – Cathode junction is forward biased, a current IG
flows.This current decreases the forward voltage, to make the SCR ON. Hence the gate control is more convenient and useful method to turn ON the SCR .Once if the device is ON, the Gate loses its control over it. To turn OFF the device, the Anode to Cathode voltage (VAK) is reduced to 0. In the forward characteristics of SCR, the region between 0 and VBO is the forward Blocking region of SCR . Under this region, the SCR is under forward blocking state. When the VBO is reduced, the voltage drop across SCR is reduced and the current increases rapidly. Under this condition, SCR is in ON state or conduction state.
![Page 61: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/61.jpg)
REVERSE CHARACTERISTICS:
MODEL GRAPH:
![Page 62: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/62.jpg)
PROCEDURE: Connections are made as per the circuit diagram. With a little gate current, increase the voltage across the
Anode and Cathode(VAK). Note the corresponding meter readings. After reaching the VBO, the SCR goes to ON state. Note the
respective voltage and currents. Then increase the VAK and note the corresponding IA. The graph for forward characteristics is drawn, taking VAK in X-
axis and IA in Y-axis.
![Page 63: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/63.jpg)
TABULATION: IG= mA
FORWARD BIAS REVERSE BIAS
FORWARD VOLTAGE (Vf)
FORWARD CURRENT (If)
REVERSE VOLTAGE (Vr)
REVERSE CURRENT (Ir)
![Page 64: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/64.jpg)
RESULT:
Thus the Operation of SCR was studied and the characteristics of SCR was plotted.
![Page 65: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/65.jpg)
EX: NO: 10(a) CHARACTERISTICS OF DIACCIRCUIT DIAGRAM:
FORWARD CHARACTERISTICS:
REVERSE CHARACTERISTICS:
![Page 66: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/66.jpg)
AIM:To plot the VI characteristics of DIAC.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 DIAC - 12 Resistor 1KΩ 1,13 Ammeter (0-200)mA 14 Volt meter (0-20)V 15 Bread Board - 16 Regulated Power Supply (0-30)V 17 Connecting Wires - As Required
THEORY:A diac is a two terminal bidirectional semiconductor device which
can be switched from OFF state to ON state for either polarity of applied voltage. When a positive or negative voltage is applied across the terminals, onlya small amount of leakage current flow through it. As the applied voltage isincreased, the leakage current will continue to flow until the voltage reaches the break over voltage VBO. At this point avalanche breakdown occurs and the device exhibits negative resistance, ie, current through the device increases with the decreasing values of applied voltage.
![Page 67: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/67.jpg)
MODEL GRAPH:
TABULATION:
FORWARD BIAS REVERSE BIASVOLTAGE (V) CURRENT (mA) VOLTAGE (V) CURRENT (mA)
![Page 68: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/68.jpg)
PROCEDURE:
FORWARD BIAS: Connections are made as per the circuit diagram. Vary the power supply in regular step and note down the
voltage and current of DIAC. Plot the graph between V and I.
REVERSE BIAS: Connections are made as per the circuit diagram. Vary the power supply in regular step and note down the
voltage and current of DIAC. Plot the graph between V and I.
RESULT:
Thus the VI characteristics of DIAC was plotted.
![Page 69: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/69.jpg)
EX: NO: 12(a) RESONANCE IN RLC (SERIES) CIRCUIT
AIM:To obtain the resonance frequency response of the given RLC series
electrical circuit.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Function generator (0-3)MHz 12 Resistor 1KΩ 13 DIB - 14 Volt meter (0-20)V 15 Bread Board - 16 Capacitor 1uF 17 Connecting Wires - As Required
THEORY:The resonance of a series RLC circuit occurs when the inductive
and capacitive reactances are equal in magnitude but cancel each other because they are 180 degrees apart in phase. The sharp minimum in impedance which occurs is useful in tuning applications. The sharpness of the minimum depends on the value of R and is characterized by the "Q" of the circuit.
PROCEDURE: Connections are made as per the circuit diagram. Vary the frequency of the function generator. Measure the corresponding values of the voltage across R1 for
series RLC circuit. Repeat the same values for different values of frequency Note the frequency response from the table.
![Page 70: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/70.jpg)
RESULT:
Thus the frequency response of the series RLC circuit is obtained.
![Page 71: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/71.jpg)
EX: NO: 12(b) RESONANCE IN RLC (PARALLEL) CIRCUIT
CIRCUIT DIAGRAM:
MODEL GRAPH:
![Page 72: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/72.jpg)
AIM:To obtain the resonance frequency response of the given RLC series
electrical circuit.
APPARATUS REQUIRED:
S NO APPARATUS RANGE QUANTITY1 Function generator (0-3)MHz 12 Resistor 1KΩ 13 DIB - 14 Volt meter (0-20)V 15 Bread Board - 16 Capacitor 1uF 17 Connecting Wires - As Required
THEORY:One of the ways to define resonance for a parallel RLC circuit is
the frequency at which the impedance is maximum. The general case is rather complex, but the special case where the resistances of the inductor and capacitor are negligible can be handled readily by using the concept of admittance.
FORMULA:
Series resonance frequency, f0 = 1
2π √LC
Parallel resonance frequency ,fo= 1
2π √LC
L=50mH; C=1uF
Therefore fo=711.8 KHz
PROCEDURE: Connections are made as per the circuit diagram. Vary the frequency of the function generator. Measure the corresponding values of the voltage across R1 for
parallel RLC circuit.
![Page 73: Eced Full Manual](https://reader035.vdocuments.us/reader035/viewer/2022062309/55cf96c8550346d0338dc1aa/html5/thumbnails/73.jpg)
Repeat the same values for different values of frequency Note the frequency response from the table.
RESULT:
Thus the frequency response of the parallel RLC circuit is obtained.