ece543 intro to digital systems lecture 36 propagation delay in counter designs ii 04/26/2013
TRANSCRIPT
ECE543Intro to Digital
Systems
Lecture 36Propagation Delay in Counter Designs II
04/26/2013
Announcement Postpone homework 9 to 4/29 (Monday) Homework #10
7-45, 9-1, 9-3, 9-5, 9-8, 9-16 Due May 3rd (Friday)
Final Exam May 13 (Monday), 6-8pm Kingsbury N343
Overview classes May 3rd and May 6th
ECE543-Intro to Digital Systems 2
Outline Overview
Propagation delay Timing diagram for counter design
Synchronous counter
Asynchronous counter Clock period and frequency Computational block design
ECE543-Intro to Digital Systems 3
ECE543-Intro to Digital Systems 4
Flip-Flop Timing Considerations - Parameters
Important timing parameters: Setup and hold times Propagation delay Maximum clocking frequency
MOD-16
CLK
A
B
C
FF tpd
FF tpd
AB AND tpd
FF tpd
1
0
1
0
1
0
1
0
TCLK, min
TCLK
TCLK >= AND tpd + FF tpd
MOD-6 Counter State transition diagram for the MOD-6 counter
Circle state; arrow state change Clear a MOD-8 counter when a count of six (110)
occurs
ECE543-Intro to Digital Systems 6
MOD-6 Counter B output contains a spike or glitch
Caused by the momentary occurrence of the 110 state
MOD-6 counter produced by clearing a MOD-8counter when a count of six (110) occurs.
ECE543-Intro to Digital Systems 7
CLK
A
B
FF tpd
FF tpd
C
BCNAND tpd
FF tpd
ECE543-Intro to Digital Systems 8
1
0
1
0
1
0
1
0
1 2 3 4 5 6 7
CLK
A
B
FF tpd
FF tpd
C
FF tpd
BCNAND tpd
CLR tpd
ECE543-Intro to Digital Systems 9
1
0
1
0
1
0
1
0
1 2 3 4 5 6 7
CLK
A
B
FF tpd
FF tpd
C
FF tpd
BCNAND tpd
CLR tpd
NAND tpd ECE543-Intro to Digital Systems 10
1
0
1
0
1
0
1
0
1 2 3 4 5 6 7
MOD-6 Counter B output contains a spike or glitch
Caused by the momentary occurrence of the 110 state
MOD-6 counter produced by clearing a MOD-8counter when a count of six (110) occurs.
ECE543-Intro to Digital Systems 11
CLK
A
B
FF tpd
FF tpd
C
BC
ECE543-Intro to Digital Systems 12
1
0
1
0
1
0
1
0
TCLK’
ECE543-Intro to Digital Systems 13
Asynchronous (Ripple) Counter
Diagram
Waveform An asynchronous counter—state is notchanged in exact synchronism with the clock.
MSB LSB
ECE543-Intro to Digital Systems 14
Propagation Delay in Ripple Counters
50ns
50ns
Homework 7-5 Four-bit ripple counter with frequency
f=20MHz (i.e. T=50ns), tpd=20ns=
ECE543-Intro to Digital Systems 15
A
CLK
B
C
D
1
1
1
1
Homework 7-5 Four-bit ripple counter with frequency
f=20MHz (i.e. T=50ns), tpd=20ns.
ECE543-Intro to Digital Systems 16
A
CLK
B
C
D
1
0
0
0
1
1
0
0
0
1
1
0
0
1
1
1
1
1
1
1
1
0
1
1
0
0
1
1
1
0
1
1
1
1
1
1
1
1
0
1
Propagation Delay
Synchronous counter Critical Path = FF tpd + sum of Logic gate tpds The fastest frequency = 1/ Critical Path
Asynchronous (Ripple) counter Critical Path = X * FF tpd (X, # of FFs used) The fastest frequency = 1/ Critical Path
ECE543-Intro to Digital Systems 17