ece 4100/6100 advanced computer architecture lecture 7 dynamic scheduling (i)

ECE 4100/6100Advanced Computer Architecture

Lecture 7 Dynamic Scheduling (I)

Prof. Hsien-Hsin Sean LeeSchool of Electrical and Computer EngineeringGeorgia Institute of Technology

2

Data Flow Graph (DFG)

i1: r2 = 4(r22) i2: r10 = 4(r25) i3: r10 = r2 + r10 i4: 4(r26) = r10 i5: r14 = 8(r27) i6: r6 = (r22) i7: r5 = (r23) i8: r5 = r6 – r5 i9: r4 = r14 * r5 i10: r15 = 12(r27) i11: r7 = 4(r22) i12: r8 = 4(r23) i13: r8 = r7 – r8 i14: r8 = r15* r8 i15: r8 = r4 – r8 i16: (r28) = r8

i1i1 i2i2

i3i3

i4i4

i6i6 i7i7

i8i8

i5i5

i9i9

i11i11 i12i12

i13i13

i10i10

i14i14

i15i15

i16i16

Data Flow Graph (or Data Dependency Graph)

3

Data Flow Execution Model• To exploit maximal ILP

• An instruction can be executed immediately after– All source operands are ready– Execution unit available– Destination is ready (to be written)

4

Dynamic Scheduling• Exploit ILP at run-time• Execute instructions out-of-order by a restricted

data flow execution model (still use PC!)• Hardware will

– Maintain true dependency (data flow manner)– Maintain exception behavior– Find ILP within an Instruction Window (pool)

• Need an accurate branch predictor

• Pros– Scalable performance: allows code to be compiled on one

platform, but also run efficiently on another – Handle cases where dependency is unknown at compile-

time

• Cons– Hardware complexity (main argument from the

VLIW/EPIC camp)

5

Out-of-Order Execution

i1: r2 = 4(r22) i2: r10 = 4(r25) i3: r10 = r2 + r10 i4: 4(r26) = r10 i5: r14 = 8(r27) i6: r6 = (r22) i7: r5 = (r23) i8: r5 = r6 – r5 i9: r4 = r14 * r5 i10: r15 = 12(r27) i11: r7 = 4(r22) i12: r8 = 4(r23) i13: r8 = r7 – r8 i14: r8 = r15* r8 i15: r8 = r4 – r8 i16: (r28) = r8

i1i1 i2i2

i3i3

i4i4

i6i6 i7i7

i8i8

i5i5

i9i9

i11i11 i12i12

i13i13

i10i10

i14i14

i15i15

i16i16

6

OOO Execution• OOO execution out-of-order completion

• OOO execution out-of-order retirement (commit)

• No (speculative) instruction allowed to retire until it is confirmed on the right path

• Fetch, decode, issue (i.e., front-end) are still done in the program order

7

CDC 6600 Scoreboard Algorithm• Enable OOO Execution to address long-

latency FP instructions• Use scoreboard tables to track

– Functional unit status– Register update status

• Issue and execute instructions whenever– No structural hazard– No data hazard

• Cons– Stop issue when WAW is detected– Stop writeback when WAR is detected

8

CDC6600 Scoreboard

Fu

nctio

nal

Un

its

Re

gis

ters

FP MultFP Mult

FP MultFP Mult

FP DivideFP Divide

FP AddFP Add

IntegerInteger

MemorySCOREBOARDSCOREBOARD

Data bus

Data bus

Data bus

Data bus

Control bus/Status

Int

Mult1

Mult2

Add

Div

Fu

1

1

0

1

1

Busy

Load

Mult

Sub

Div

Op

F1

F0

F8

F2

Dest

R3

F1

F6

F0

Src1

F4

F1

F6

Src2

Int

Mult1

Dep1

Int

Dep2

F0 F1 F2 .. .. .. F31

Mult1 Int Div .. .. .. xxxFU

FU Status Table

Register Update Table

9

IBM 360

• IBM 360 introduced– 8-bit = 1 byte– 32-bit = 1 word– Byte-addressable memory– Differentiate an “architecture” from an

“implementation”

• IBM 360/91 FPU about 3 years after CDC 6600 (1966-7)

• Tomasulo algorithm – Dynamic scheduling– Register renaming

10

Tomasulo Algorithm• Goal: High Performance without special compilers

– Dynamic scheduling done completely by HW– We generally use “supercalar processor” for such

category as opposed to “VLIW” or “EPIC”• Differences between IBM 360 and CDC 6600 ISA

– IBM has only 2 register specifiers per inst vs. 3 in CDC 6600

• Make WAW and WAR much worse– IBM has 4 FP registers vs. 8 in CDC 6600

• Smaller number of architectural register, compiler is incapable of exploiting better register allocation

– IBM has memory-to-register operations• Why study? Lead to Pentium Pro/II/III/4, Core, Alpha 21264,

MIPS R10000, HP 8000, PowerPC 604

11

IBM 360/91 FPU w/ Tomasulo Algorithm• To not stall floating point instructions due to long

latency– Two function units FP Add + FP Mult/Div – 360/91 FPU is not pipelined

• Three new Mechanisms– Reservation StationsReservation Stations (RS)

• 3 in FP Add, 2 in FP mult/div• Register name is discarded when issue to reservation station

– TagsTags• 4-bit tag for one of the 11 possible sources (5 RSs + 6 FLB for

loads)• Written for unavailable sources whose results are being

generated by one of the sources (5 RS or 6 FLB)• New tag assignment eliminates false dependency

– Common Data BusCommon Data Bus (CDB), driven by• 11 Sources: 5 RS + 6 FLB• 17 Destinations: 2*5 RS + 3 SDB + 4 FLR

12

Basic Principles• Do not rely on a centralized register file !

• RS fetches and buffers an operand as soon as it is available via CDB– Eliminating the need to get it from a register (No

WAR)– Data Flow execution model

• Pending instructions designate the RS that will provide their input (renaming and maintain RAW)

• Due to in-order issue, the register status table always keeps the latest write (No WAW issue)

13

Key Representation• Op Operation to perform in the units• Vj Value of Source 1 (called SINK in

360/91)• Vk Value of Source 2 (called SOURCE in

360/91)• Qj The RS (tag) will produce source 1• Qk The RS (tag) will produce source 2• A(ddress) Hold info for the memory

address generation for a load or store• Qi Whose value should be stored into

the register

14

IBM 360/91 FPU w/ Tomasulo Algorithm

From Mem FP Registers (FLR)

Reservation Reservation StationsStations

Common Data Bus (CDB)Common Data Bus (CDB)

To Mem

FP operation stack (FLOS)

FP Load Buffers(FLB)

Store DataBuffers(SDB)

654321

FP AdderFP Adder FP Mult/DivFP Mult/Div

321

21

15

IBM 360/91 FPU w/ Tomasulo Algorithm

From Mem

FLR

Reservation Reservation StationsStations

Common Data Bus (CDB)Common Data Bus (CDB)

To Mem

FP operation stack (FLOS)

FLB

Store DataBuffers(SDB)

654321

FP AdderFP Adder FP Mult/DivFP Mult/Div

321

21

Tag(Qj)

Tag(Qk)

Sink(Vj)

Source(Vk)

Control

Tags and other info in RS Tags and other info in RS

ControlTag(Qi) Tags in FLBTags in FLB

Control Tag

Control

16

RAWRAW Example: i: R2 i: R2 R0 + R4 (2 clks) R0 + R4 (2 clks)j: R8 j: R8 R0 + R2 (2 clks) R0 + R2 (2 clks)

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 3.54 10.08 7.8

Cycle #0: Cycle #0:

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

11 0 6.0 0 10.02233

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 10.08 7.8

Cycle #1: IssueCycle #1: Issue i i

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

11 0 6.0 0 10.022 0 6.0 11 ---33

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 10.08 1 22 ---

Cycle #2: Issue Cycle #2: Issue jj

RSRSTag SinkTag

Src

4455

Multiplier/Divider

17

RAWRAW Example: i: R2 i: R2 R0 + R4 (2 clks) R0 + R4 (2 clks)j: R8 j: R8 R0 + R2 (2 clks) R0 + R2 (2 clks)

RSRSTag SinkTag

Src

1122 0 6.0 0 16.033

Adder

FLRBusy

Tag

Data

0 6.02 16.04 10.08 1 22 ---

Cycle #3: Cycle #3: Broadcasts tag and result: CDB_a=<RS1,16.0>Broadcasts tag and result: CDB_a=<RS1,16.0>

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 16.04 10.08 22.0

Cycle #5: Cycle #5: Broadcasts tag and result: CDB_a=<RS2,22.0>Broadcasts tag and result: CDB_a=<RS2,22.0>

RSRSTag SinkTag

Src

4455

Multiplier/Divider

18

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 3.54 10.08 7.8

Cycle #0:Cycle #0:

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 3.54 1 44 ---8 7.8

Cycle #1: Issue Cycle #1: Issue ii

RSRSTag SinkTag

Src

44 0 6.0 0 7.855

Multiplier/Divider

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 1 55 ---2 3.54 1 44 ---8 7.8

Cycle #2: Issue Cycle #2: Issue jj

RSRSTag SinkTag

Src

44 0 6.0 0 7.855 44 --- 0 3.5

Multiplier/Divider

WARWAR Example: i: R4 i: R4 R0 x R8 (3) R0 x R8 (3)j: R0 j: R0 R4 x R2 (3) R4 x R2 (3)k: R2 k: R2 R2 + R8 (2) R2 + R8 (2)

19

Cycle #3: Issue Cycle #3: Issue kk


RSRSTag SinkTag

Src

11 0 3.5 0 7.82233

Adder

FLRBusy

Tag

Data

0 1 55 ---2 1 11 ---4 1 44 ---8 7.8

RSRSTag SinkTag

Src

44 0 6.0 0 7.855 44 --- 0 3.5

Multiplier/Divider

RSRSTag SinkTag

Src

11 0 3.5 0 7.82233

Adder

FLRBusy

Tag

Data

0 1 55 ---2 1 11 ---4 46.88 7.8

Cycle #4: Cycle #4: Broadcasts CDB_m=<RS4,46.8>;Broadcasts CDB_m=<RS4,46.8>;

RSRSTag SinkTag

Src

4455 0 46.8 0 3.5

Multiplier/Divider

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 1 55 ---2 11.34 46.88 7.8

Cycle #5: Cycle #5: Broadcasts CDB_a=<RS1,11.3> Broadcasts CDB_a=<RS1,11.3>

RSRSTag SinkTag

Src

4455 0 46.8 0 3.5

Multiplier/Divider

20


RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 163.82 11.34 46.88 7.8

Cycle #7: Cycle #7: Broadcasts CDB_m=<RS5,163.8> Broadcasts CDB_m=<RS5,163.8>

RSRSTag SinkTag

Src

4455

Multiplier/Divider

21

RSRSTag SinkTag

Src

11 0 6.0 44 ---2233

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 1 44 ---8 7.8

Cycle #2: IssueCycle #2: Issue j j

RSRSTag SinkTag

Src

44 0 6.0 0 7.855

Multiplier/Divider

WAWWAW Example:

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 3.54 10.08 7.8

Cycle #0:Cycle #0:

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 3.54 1 44 ---8 7.8

Cycle #1: Issue Cycle #1: Issue ii

RSRSTag SinkTag

Src

44 0 6.0 0 7.855

Multiplier/Divider

i: R4 i: R4 R0 x R8 (3) R0 x R8 (3)j: R2 j: R2 R0 + R4 (2) R0 + R4 (2)k: R4 k: R4 R0 + R8 (2) R0 + R8 (2)

22

RSRSTag SinkTag

Src

11 0 6.0 44 ---22 0 6.0 0 7.833

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 1 22 ---8 7.8

Cycle #3: IssueCycle #3: Issue k k

RSRSTag SinkTag

Src

44 0 6.0 0 7.855

Multiplier/Divider

WAWWAW Example: i: R4 i: R4 R0 x R8 (3) R0 x R8 (3)j: R2 j: R2 R0 + R4 (2) R0 + R4 (2)k: R4 k: R4 R0 + R8 (2) R0 + R8 (2)

RSRSTag SinkTag

Src

11 0 6.0 0 46.822 0 6.0 0 7.833

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 1 22 ---8 7.8

Cycle #4: Cycle #4: Broadcasts CDB_m=<RS4,46.8>Broadcasts CDB_m=<RS4,46.8>

RSRSTag SinkTag

Src

4455

Multiplier/Divider

RSRSTag SinkTag

Src

11 0 6.0 0 46.82233

Adder

FLRBusy

Tag

Data

0 6.02 1 11 ---4 13.88 7.8


RSRSTag SinkTag

Src

4455

Multiplier/Divider

23

WAWWAW Example:

RSRSTag SinkTag

Src

112233

Adder

FLRBusy

Tag

Data

0 6.02 52.84 13.88 7.8


RSRSTag SinkTag

Src

4455

Multiplier/Divider

i: R4 i: R4 R0 x R8 (3) R0 x R8 (3)j: R2 j: R2 R0 + R4 (2) R0 + R4 (2)k: R4 k: R4 R0 + R8 (2) R0 + R8 (2)

24

Tomasulo Example (H&P Text)

Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 Load1 NoLD F2 45+ R3 Load2 NoMULTD F0 F2 F4 Load3 NoSUBD F8 F6 F2DIVD F10 F0 F6ADDD F6 F8 F2

Reservation Stations: S1 S2 RS RSTime Name Busy Op Vj Vk Qj Qk

Add1 NoAdd2 NoAdd3 NoMult1 NoMult2 No

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F300 Qi

These are RS, we have only one FU for eachtype (MUL, ADD, LD). We reduce Load from 6 to 3 for simplicity. SDB is not shown either

25

Assumption• INT (load) 1 cycle • MULT 10 cycles• ADD 2 cycles• DIVIDE 40 cycles

26

Tomasulo Example Cycle 1

Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 Load1 Yes 34+R2LD F2 45+ R3 Load2 NoMULTD F0 F2 F4 Load3 NoSUBD F8 F6 F2DIVD F10 F0 F6ADDD F6 F8 F2



Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F301 Qi Load1

27


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 Load1 Yes 34+R2LD F2 45+ R3 2 Load2 Yes 45+R3MULTD F0 F2 F4 Load3 NoSUBD F8 F6 F2DIVD F10 F0 F6ADDD F6 F8 F2



Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F302 Qi Load2 Load1

Note: Unlike CDC6600, RS enables multiple outstanding loadsLoad is calculating the effective address

28


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 Load1 Yes 34+R2LD F2 45+ R3 2 Load2 Yes 45+R3MULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2DIVD F10 F0 F6ADDD F6 F8 F2


Add1 NoAdd2 NoAdd3 NoMult1 Yes MULTD R(F4) Load2Mult2 No

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F303 Qi Mult1 Load2 Load1

• Note: registers names are removed (“renamed”) in Reservation Stations; MULT issued vs. scoreboard

• Load1 completing; what is waiting for Load1?

29


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 Load2 Yes 45+R3MULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4DIVD F10 F0 F6ADDD F6 F8 F2


Add1 Yes SUBD M(A1) Load2Add2 NoAdd3 NoMult1 Yes MULTD R(F4) Load2Mult2 No

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F304 Qi Mult1 Load2 M(A1) Add1

• Load1 write to CDB; Load2 completing; what is waiting for Load2?

30


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4DIVD F10 F0 F6 5ADDD F6 F8 F2


2 Add1 Yes SUBD M(A1) M(A2)Add2 NoAdd3 No

10 Mult1 Yes MULTD M(A2) R(F4)Mult2 Yes DIVD R(F6) Mult1

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F305 Qi Mult1 M(A2) Add1 Mult2

31


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4DIVD F10 F0 F6 5ADDD F6 F8 F2 6


1 Add1 Yes SUBD M(A1) M(A2)Add2 Yes ADDD R(F2) Add1Add3 No


Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F306 Qi Mult1 Add2 Add1 Mult2

• R(F6) was entered in Cycle 5• Issue ADDD here vs. scoreboard?

32


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4 7DIVD F10 F0 F6 5ADDD F6 F8 F2 6


0 Add1 Yes SUBD M(A1) M(A2)Add2 Yes ADDD R(F2) Add1Add3 No


Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F307 Qi Mult1 Add2 Add1 Mult2

• Add1 completing; what is waiting for it?

33


Instruction status: Exec WriteInstruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6


Add1 No2 Add2 Yes ADDD (M1-M2)R(F2)

Add3 No7 Mult1 Yes MULTD M(A2) R(F4)

Mult2 Yes DIVD R(F6) Mult1

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F308 Qi Mult1 Add2 (M1-M2)Mult2

34

Tomasulo Example Cycle 9Instruction status: Exec Write

Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6





Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F309 FU Mult1 Add2 Mult2

35


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6 10





Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3010 FU Mult1 Add2 Mult2

• Add2 completing; what is waiting for it?

36


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6 10 11


Add1 NoAdd2 NoAdd3 No


Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3011 FU Mult1 (M1-M2+M(A2)) Mult2

• Write result of ADDD here vs. scoreboard?

• All quick instructions complete in this cycle!

37






Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3012 FU Mult1 Mult2

38







39







40


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 15 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6 10 11





41


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 15 16 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6 10 11


Add1 NoAdd2 NoAdd3 NoMult1 No

40 Mult2 Yes DIVD M*F4 R(F6)

Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3016 FU M*F4 Mult2

42

Faster than light computation(skip a couple of cycles)

43


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 15 16 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5ADDD F6 F8 F2 6 10 11




Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3055 FU Mult2

44


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 15 16 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5 56ADDD F6 F8 F2 6 10 11




Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3056 FU Mult2

• Mult2 is completing; what is waiting for it?

45


Instruction j k Issue Comp Result Busy AddressLD F6 34+ R2 1 3 4 Load1 NoLD F2 45+ R3 2 4 5 Load2 NoMULTD F0 F2 F4 3 15 16 Load3 NoSUBD F8 F6 F2 4 7 8DIVD F10 F0 F6 5 56 57ADDD F6 F8 F2 6 10 11



Register result status:Clock F0 F2 F4 F6 F8 F10 F12 ... F3057 FU Result

• Once again: In-order issue, out-of-order execution and completion.

46

Compare to Scoreboard Cycle 62

Instruction status: Read Exec Write Exec WriteInstruction j k Issue Oper Comp Result Issue ComplResultLD F6 34+ R2 1 2 3 4 1 3 4LD F2 45+ R3 5 6 7 8 2 4 5MULTD F0 F2 F4 6 9 19 20 3 15 16SUBD F8 F6 F2 7 9 11 12 4 7 8DIVD F10 F0 F6 8 21 61 62 5 56 57ADDD F6 F8 F2 13 14 16 22 6 10 11

• Why take longer on scoreboard/6600?

• Structural Hazards

• Lack of forwarding

47

Issues in Tomasulo Algorithm

• CDB at high speed?• Precise exception issues• Speculative instructions

– Branch prediction enlarges instruction window

– How to rollback when mispredicted?

ece 4100/6100 advanced computer architecture lecture 7 dynamic scheduling (i)

Documents

r8 i15

r4 r8 i16

r7 r8 i14

r10 i5

r5 i10

r2 r10 i4

r6 r5 i9

order execution i1