![Page 1: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/1.jpg)
Synchronous and Asynchronous Circuits David Chen
Kevin Yu
![Page 2: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/2.jpg)
Overview
• Introduction
• Applications
• Advantages/Disadvantages
• Optimization
![Page 3: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/3.jpg)
What is a synchronous circuit? • Digital circuit synchronized by a clock
![Page 4: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/4.jpg)
Clock Signal • Circuits change their states and output values at discrete
instants of time, which are specified by the rising and falling edge of a free-running clock signal
![Page 5: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/5.jpg)
What is an asynchronous circuit? • A self timed circuit
• A digital circuit not governed by a clock
• Uses signals
![Page 6: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/6.jpg)
Handshaking Protocol
• A series of signal events
• i.e Acknowledge and Request signal
![Page 7: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/7.jpg)
Applications – Synchronous
• Predominates asynchronous circuits
• Typically used to perform activities that need to happen at precise times
![Page 8: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/8.jpg)
Applications – Asynchronous
• Signal processing
• Fast arithmetic unit
• Simple microprocessors
• Memory(static,RAM,FIFOs)
• ILLIAC
![Page 9: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/9.jpg)
Advantages – Synchronous
• Simplicity
• Widely taught and understood
• Available components
• Simple way to deal with noise and hazard
![Page 10: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/10.jpg)
Disadvantages – Synchronous
• Sensitive to variations in physical parameters
• Not modular
• Power consumption
• Clock distribution is difficult due to clock skew
• The maximum possible clock rate is determined by the slowest logic path in the circuit, otherwise known as the critical path
![Page 11: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/11.jpg)
Advantages – Asynchronous
• High performance
• Low power dissipation
• Low noise and EM emission
• Good match with heterogeneous system timing
![Page 12: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/12.jpg)
Disadvantages – Asynchronous
• Substantial circuit level overhead
• Lack of CAD tools
• Delay
![Page 13: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/13.jpg)
Optimization – Synchronous
• Pipelining
• Improves performance
• Clock Gating
• Reduces dynamic power dissipation
• Retiming
• Improve its performance, area, and/or power characteristics
![Page 14: Synchronous and Asynchronous Circuitsziyang.eecs.umich.edu/~dickrp//eecs312/lectures/special-topics/syn… · 10/11/2013 · •Power consumption •Clock distribution is difficult](https://reader033.vdocuments.us/reader033/viewer/2022051811/601d794dea42897c1c495be4/html5/thumbnails/14.jpg)
Sources
• J. Rabaey, A.Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003.
• Berkel, Van. "Scanning the Technology." ece.nscu.edu. N.p.. Web. 10 Nov 2013. <http://www.ece.ncsu.edu/asic/ece733/papers/Logic/Asynchronous99.pdf>.
• "csun.edu." Synchronous Vs. Asynchronous Design. N.p.. Web. 10 Nov 2013. http://www.csun.edu/edaasic/roosta/Syn_Asyn_Design.pdf
• "Synchronous and Asynchronous Operation." . N.p.. Web. 10 Nov 2013. <http://www.ee.usyd.edu.au/tutorials/digital_tutorial/part3/sa-op.htm>.