Download - Stt Ram-new
1SPIN TORQUE TRANSFER RAM
SPIN TRANSFER TORQUE-RAM
Roshan Sebastian VSUSN:1PI14LVS1412
2
INTRODUCTION:
STT-RAM is a new digital-data-recording technology, which will lead to durable, high density memory chips impervious to
radiation and capable of virtually unlimited read/write cycles.
Called SPIN TRANSFER TORQUE RANDOM ACCESS MEMORY (STT-RAM) chips is cost competitive provide a “revolution in military and space electronics”.
SPIN TORQUE TRANSFER RAM
AIM:
To design a Memory chip that satisfies the following needs:
-Increase the Throughput of the system.
- Reliability and better Scalability.
- Must be resistive to radiation and Other hazards.
- Doubling of the number of transistors on a chip roughly every
two years- MOORE’S law.
3SPIN TORQUE TRANSFER RAM
Existing System
RAM
VOLATILE Ex: SRAM, DRAM.
NON-VOLATILEEx: MRAM,
4SPIN TORQUE TRANSFER RAM
PROBLEM STATEMENT
In conventional RAM’s we are facing following problems:
Scalability problem (MRAM).
“write disturbance” under some conditions, which affects
accuracy and retention.
More current is needed.
An external magnetic field is necessary(MRAM).
More Voltage is required for the functionality of the chip.
The speed of writing is slow.
5SPIN TORQUE TRANSFER RAM
It has no capacity to preserve data under radiation and other
hazards.
The user needs to move data from one format to another,
because it does not have the ability to work with virtually all
systems equally well.
Power trade off problem- “decrease in area of the chip
increases the power consumption”.
6SPIN TORQUE TRANSFER RAM
The Challenge
To design the universal memory chip that satisfies all the aims and overcomes all the problems specified.
7SPIN TORQUE TRANSFER RAM
PROPOSED SOLUTION
Use SPIN TRANSFER TORQUE technique to design
the Non-Volatile RAM.
8SPIN TORQUE TRANSFER RAM
STT-RAM is a new digital-data-recording technology, which will lead to durable, high density memory chips impervious to
radiation and capable of virtually unlimited read/write cycles.
SPIN TORQUE TRANSFER RAM 9
Tunnel Magnetoresistance (TMR)
NiFe (free layer)
CoFe (fixed layer)Ru
CoFe (pinned layer)
4nm1..2nm
3nm
3nm
Al2O3 (tunneling barrier)
If the orientation of one of the magnetic layers be changed then the device will act as a filter, or ‘spin valve’, letting through more electrons when the spin orientations in the two layers are the same and fewer when orientations are oppositely aligned
The electrical resistance of the device can therefore be changed dramatically.
The resistivity and magnetic field strength of MTJ during logic ‘0’ and logic ‘1’.
16SPIN TORQUE TRANSFER RAM
Spin Transfer Torque:
“A spin-polarized current injected into a ferromagnetic layer can induce a torque on its magnetization, hence rotate the
magnetization”.
11SPIN TORQUE TRANSFER RAM
M1 exerts torque on incoming electron, that become spin polarized in M1 direction. This spin polarized current in turn exerts a torque on M2, causing M2 precision and switching.
WORKING OF STT-RAM:
12
Change in magnetization direction by the application of direct current
SPIN TORQUE TRANSFER RAM
13
MRAM STT_RAM
External magnetic field is required for switching but this is not required in case of STT-RAM.
SPIN TORQUE TRANSFER RAM
14
The STT-RAM ARCHITECTURE:
SPIN TORQUE TRANSFER RAM
15
Parallel magnetic effect in MTJ or logic “1” state
WRITING PROCESS:
SPIN TORQUE TRANSFER RAM
16
Antiparallel magnetic effect in MTJ or logic “1” stateSPIN TORQUE TRANSFER RAM
SPIN TORQUE TRANSFER RAM 24
N×N STT-RAM CHIP.
18
First generation MRAM cell STT-RAM cell
FABRICATION:
SPIN TORQUE TRANSFER RAM
19SPIN TORQUE TRANSFER RAM
SPIN TORQUE TRANSFER RAM 20
Failure mitigation techniques for 1T-1MTJ STT_RAM cell
Possible failures in 1T-1R STT-RAM cell
1.Write failure2.Decision (read)failure3.Disturb failure
SPIN TORQUE TRANSFER RAM 21
Four failure mitigation techniques
A. Word Line Voltage Boosting
Here gate voltage boosted to lower Tx resistance and allow more current to flow through MTJ
SPIN TORQUE TRANSFER RAM 22
B.Transistor Body biasing
Here bit cell current increased without increasing width of Tx by lowering threshold Vt
SPIN TORQUE TRANSFER RAM 23
C.Write Voltage Bossting
Here current increased by increasing bit line voltage beyong Vdd
SPIN TORQUE TRANSFER RAM 24
D. Applied external magnetic field
Here magnetic field is applied to assist free layer magnetization
SPIN TORQUE TRANSFER RAM 25
Optimization results
Word line voltage boosting achieved most reduction in access transistor width and write power consumptionHowever read failure limited minimum width that could be usedThe applied external field was most energy efficient
SPIN TORQUE TRANSFER RAM 26
Conclusion
It combines the speed of SRAM.
The non-volatility of flash memory.
Cost effective and low-power memory solution like DRAM.
No limit for write-read cycles (flash 100,000)
Radiation-resistant.
Greater Performance, reliability and Scalability.
All leads to STT-RAM being used as Universal memory
SPIN TORQUE TRANSFER RAM 27
References
1. X. Fong, S. H. Choday, and K. Roy, “Failure Mitigation Techniques for 1T-1MTJ Spin Transfer Torque MRAM Bit_cells”,VLSI Systems vol.22,NO. 2, Feb. 20142. X. Fong, S. H. Choday, and K. Roy, “Bit-cell level optimization for non-volatile memories using magnetic tunnel junction and spin-transfer torque switching,” I EEE Trans. Nanotechnol., vol. 11, no. 1, pp. 172–181, Jan. 2012
Q/A
28
Questions and answer time
SPIN TORQUE TRANSFER RAM
THANK YOU
29SPIN TORQUE TRANSFER RAM