![Page 1: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/1.jpg)
Peter-Bernd Otte - 8th March 2010CB collaboration meeting, Mainz
![Page 2: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/2.jpg)
today @DPG
1. New Moeller electronics 1. New Moeller electronics
2. Status of new trigger 2. cellular cluster counter (see Edinburgh talk)
![Page 3: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/3.jpg)
What for?◦ Measure: beam polarity◦ Constituents: tagger, Moeller radiator, electronics◦ essential information for many experiments
Why built it new from scratch? ◦ faster
![Page 4: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/4.jpg)
Used parts:◦ Splitter◦ Trigger◦ TDC (8x)◦ Readout of data
Realised on one FPGA (VUPROM) card◦ One VME CPU to read histograms after
measurement Time to save an event: 20ns Lifetime @ 2nA
◦ 99,999% (with gate)◦ 99% (without Gate)
![Page 5: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/5.jpg)
outputinput
clock
logic cell („modules“):
programmable switches
Interconnection (“cables”):
“has” 1000’s of “modules” and “cables” ~300 I/O signals configuration via software
behaviour of cells and interconnection Not a CPU! Can act as: logic, scaler, TDC, …
![Page 6: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/6.jpg)
New electronic cards arrived (10 cards) „VUPROM 2“ from GSI
◦ FPGA: „Virtex 4“ from Xilinx◦ 224 inputs, 32 outputs, LVDS◦ VMEbus connectivity◦ cheap: 2k€ apiece
![Page 7: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/7.jpg)
TDC programed in FPGA:◦ RMS=30ps
Make use of propagation timetrough smallest entities inside FPGA
startend
How are these TDCs read out?How are these TDCs read out?
![Page 8: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/8.jpg)
“Measure”-FSM1. Wait for 1st hit2. Wait for 2nd hit3. Compute time
differences and save temporally
2 Finite state machines (FSM):• (“Acqu Root on FPGA”)
“Store”-FSM1. Read RAM2. Increase Value by
13. Write RAM
• Each step needs 20ns• FSMs run in parallel
Add more channels without loosing lifetime• One FSM per TDC and per histogram
![Page 9: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/9.jpg)
Detailed view of FPGA
1.8k cells used (9%)
inout
![Page 10: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/10.jpg)
Old New
readout time 20 µs 20ns
lifetime ~50% > 95%
size 1 VME module
![Page 11: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/11.jpg)
measured yesterday:
beam current: 5nA, 30min count asymmetry:
◦ Pfoil not clear yet
)%6(4.3
NN
NNA
N+ N-
![Page 12: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/12.jpg)
improve calibration◦ eliminate ripples
arising from binning
connect more channels◦ Better statistics (@ constant lifetime!)
![Page 13: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/13.jpg)
Possible triggersStatus of hardware
![Page 14: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/14.jpg)
Planned so far:◦ Improved cluster counter
(cellular automata logic)◦ Coplanarity◦ in conjunction with PID:
differentiate charged/uncharged particles for above triggers
◦ Single Tagger signals for detector tests
Include (all) detectors...
![Page 15: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/15.jpg)
Possible to include all detectors◦ All CB crystals (672x 720 cable pairs)◦ All PID stripes (24x)◦ Tagger channels (352x)◦ Endpoint Tagger (~64x)◦ TOF-Panels◦ Inner TAPS crystals (72x)◦ TAPS crystals and vetos (384x)
![Page 16: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/16.jpg)
TAPS electronics has output of all CFD
Trigger modules are available
![Page 17: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/17.jpg)
Moeller electronics working◦ New technique, 106 faster
Trigger◦ Enough inputs: feasible to include signals from all
detectors◦ Coming weeks: Installation of new trigger
electronics in parallel to existing
◦ Help to include TAPS needed
![Page 18: Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz](https://reader035.vdocuments.us/reader035/viewer/2022070411/56649f4f5503460f94c716f8/html5/thumbnails/18.jpg)