Download - DLD 01-logic-gates
Transcript
![Page 1: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/1.jpg)
![Page 2: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/2.jpg)
Basic Gates and ICs• 74LS00 Quad 2-Input NAND gate• 74LS02 Quad 2-Input NOR gate• 74LS04 Quad 2-Input NOT gate• 74LS08 Quad 2-Input AND gate• 74LS32 Quad 2-Input OR gate• 74LS86 Quad 2-Input XOR
May 2, 2023 CSE 226: Digital Logic Design Lab 2
![Page 3: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/3.jpg)
An IC
May 2, 2023 CSE 226: Digital Logic Design Lab 3
![Page 4: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/4.jpg)
OR, AND
May 2, 2023 CSE 226: Digital Logic Design Lab 4
![Page 5: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/5.jpg)
NOT, NOR
May 2, 2023 CSE 226: Digital Logic Design Lab 5
![Page 6: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/6.jpg)
NAND, EXOR
May 2, 2023 CSE 226: Digital Logic Design Lab 6
![Page 7: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/7.jpg)
NAND, NOR
May 2, 2023 CSE 226: Digital Logic Design Lab 7
![Page 8: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/8.jpg)
NOT, AND
May 2, 2023 CSE 226: Digital Logic Design Lab 8
![Page 9: DLD 01-logic-gates](https://reader031.vdocuments.us/reader031/viewer/2022021507/58e52af21a28abac7e8b4c1b/html5/thumbnails/9.jpg)
OR, XOR
May 2, 2023 CSE 226: Digital Logic Design Lab 9