![Page 2: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/2.jpg)
2
What is a test?
X 1 0 0 1 0 1 X
Stuck-at-0 fault
1/0
Fault activation
Path sensitization
Primary inputs (PI)
Primary outputs (PO)
Combinational circuit
1/0
Fault effect
![Page 3: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/3.jpg)
3
What is a test?
X 1 0 0 1 0 1 X
Stuck-at-0 fault
1/0
Fault activation
Path sensitization
Primary inputs (PI)
Primary outputs (PO)
Combinational circuit
1/0
Fault effect
Test Vector Test Response
![Page 4: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/4.jpg)
Example
n Generate a test for e stuck-at-1
a
b c
d
e
f
g
Sa1
4
![Page 5: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/5.jpg)
Example
n 1) Activate the fault
a
b c
d
e
f
g
0
5
![Page 6: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/6.jpg)
Example
n 1) Activate the fault
a
b c
d
e
f
g
0/1
6
![Page 7: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/7.jpg)
Example
n 1) Activate the fault
a
b c
d
e
f
g
0/1
Fault Effect
7
![Page 8: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/8.jpg)
Example
n 1) Propagate the fault effect
a
b c
d
e
f
g
0/1 0/1
8
![Page 9: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/9.jpg)
Example
n 1) Propagate the fault effect
a
b c
d
e
f
g
0/1 0/1
9
![Page 10: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/10.jpg)
Example
n 1) Propagate the fault effect
a
b c
d
e
f
g
0/1 0/1
0
0/1
10
![Page 11: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/11.jpg)
Example
n 1) Propagate the fault effect
a
b c
d
e
f
g
0/1 0/1
0
0/1
11
![Page 12: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/12.jpg)
Example
n Justification
a
b c
d
e
f
g
0/1 0/1
0
0/1
0
12
![Page 13: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/13.jpg)
Example
n Justification
a
b c
d
e
f
g
0/1 0/1
0
0/1
0 1
1
13
![Page 14: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/14.jpg)
Example
n Justification
a
b c
d
e
f
g
0/1 0/1
0
0/1
0 1
1
0
14
![Page 15: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/15.jpg)
Some Considerations
n Test is easy n But….
15
![Page 16: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/16.jpg)
Some problems (the complexity)
2.2 Billion Transistors 16
![Page 17: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/17.jpg)
Some problems (the circuit)
n Generate a test for c stuck-at-1
a
b c
d
e
f
g
Sa1
17
![Page 18: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/18.jpg)
Some problems (the circuit)
n c stuck-at-1 is an untestable fault
a
b c
d
e
f
g 0/1
1 1
1 0/1 0/1 0
0
1
18
![Page 19: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/19.jpg)
Goals
n You must use the appropriate tool n Automatic Test Pattern Generator (ATPG)
19
![Page 20: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/20.jpg)
ATPG Architecture
20
Circuit description
Reduced Fault List
Test Pattern
Fault Simulator
Fault Coverage
TPG Algorithm
Fault Manager
![Page 21: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/21.jpg)
ATPG Architecture
21
Circuit description
Reduced Fault List
Test Pattern
Fault Simulator
Fault Coverage
TPG Algorithm
Fault Manager Fault Coverage (FC) = # Detected Faults/#Total Faults
![Page 22: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/22.jpg)
The test plan
n Step 1: n Identify the set of target faults (complete
fault list).
22
![Page 23: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/23.jpg)
The test plan
n Step 1: n Tools – Fault list generator
n (One of the components of the Fault Manager).
23
Circuit description
Fault List Generator
Complete Fault List
![Page 24: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/24.jpg)
The test plan (cont’d)
n Step 1: n Identify the set of target faults (complete
fault list).
n Step 2: n Identify the minimum set of distinct target
faults (fault collapsing)
24
![Page 25: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/25.jpg)
The test plan
n Step 2: n Tools – Fault collapser (One of the
components of the Fault Manager).
25
![Page 26: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/26.jpg)
Fault Manager
26
Circuit description
Fault List Generator
Complete Fault List
Fault Collapser Reduced Fault List
![Page 27: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/27.jpg)
Fault Manager
27
Circuit description
Reduced Fault List Fault Manager
Test Pattern
Test Pattern Generator
Fault Coverage
![Page 28: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/28.jpg)
The test plan (cont’d)
n Step 2: n Identify the minimum set of distinct target
faults (fault collapsing)
n Step 3: n Generate, at no charge, an initial set of
patterns (manually, from design validation, randomly, ...)
28
![Page 29: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/29.jpg)
The test plan (cont’d)
n Step 3: n Generate, at no charge, an initial set of
patterns (manually, from design validation, randomly, ...)
n Step 4: n Update the list of detected faults (fault
simulation)
29
![Page 30: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/30.jpg)
Step 4
n Tools n Fault Simulators: identify the set of faults
covered by each test pattern.
30
![Page 31: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/31.jpg)
Fault Simulator
31
Circuit description
Reduced Fault List
Test Pattern
Fault Simulator
Fault Coverage
Detected Faults
Update
![Page 32: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/32.jpg)
The test plan (cont’d)
n Step 4: n Update the list of detected faults (fault
simulation)
n Step 5: n Generate a set of patterns to cover the
uncovered faults (TPG)
32
![Page 33: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/33.jpg)
Step 5
n Tools n ATPG: Automatic Test Pattern Generator
33
![Page 34: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/34.jpg)
TPG
34
Circuit description
Reduced Fault List
Test Pattern
Fault Simulator
Fault Coverage
Detected Faults
TPG Algorithm Fault Selector
Target Fault
![Page 35: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/35.jpg)
n They cycle through three sub-phases: n target fault selection n Pattern generation n Covered fault list updating.
35
![Page 36: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/36.jpg)
The test plan (cont’d)
n Step 5: n Generate a set of patterns to cover the
uncovered faults (TPG)
n Step 6 (optional): n Testability analysis
n Step 7 (optional): n Compact test pattern set.
36
![Page 37: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/37.jpg)
Step 6 n Goal
n Estimate the effort needed to test the UUT: n Pattern length n Fault coverage n CPU time n ... n Identify hard-to-test areas
n Tools n Testability Analyzer n Experience.
37
![Page 38: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/38.jpg)
The test plan (cont’d)
n Step 5: n Generate a set of patterns to cover the
uncovered faults (TPG)
n Step 6 (optional): n Testability analysis
n Step 7 (optional): n Compact test pattern set.
38
![Page 39: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/39.jpg)
Testability Analyzer
n High trade-off between result accuracy and CPU time.
n A Circuit is testable when you ATPG can manage it!!!!!
39
![Page 40: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/40.jpg)
Fault Simulation*
n Problem and motivation n Fault simulation algorithms
n Serial n Parallel n Deductive
40
*The lecture has been taken from Prof. Agrawal VLSI test course (http://www.eng.auburn.edu/~agrawvd/COURSE/E7250_06/course.html)
![Page 41: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/41.jpg)
Problem and Motivation
n Given n A circuit n A sequence of test vectors n A fault model
n Determine n Fault coverage - fraction (or percentage) of
modeled faults detected by test vectors n Set of undetected faults
41
![Page 42: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/42.jpg)
Problem and Motivation
n Motivation n Determine test quality and in turn product
quality n Find undetected fault targets to improve
tests
42
![Page 43: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/43.jpg)
Fault Simulation Scenario n Circuit model: mixed-level
n Mostly logic with some switch-level for high-impedance (Z) and bidirectional signals
n High-level models (memory, etc.) with pin faults
n Signal states: logic n Two (0, 1) or three (0, 1, X) states for purely Boolean logic
circuits
n Four states (0, 1, X, Z) for sequential MOS circuits
n Timing: n Zero-delay for combinational and synchronous circuits
n Mostly unit-delay for circuits with feedback
43
![Page 44: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/44.jpg)
Fault Simulation Scenario (Continued) n Faults:
n Mostly single stuck-at faults n Sometimes stuck-open, transition, and path-delay
faults; analog circuit fault simulators are not yet in common use
n Equivalence fault collapsing of single stuck-at faults n Fault-dropping -- a fault once detected is dropped
from consideration as more vectors are simulated; fault-dropping may be suppressed for diagnosis
n Fault sampling -- a random sample of faults is simulated when the circuit is large
44
![Page 45: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/45.jpg)
Fault Simulation Algorithms
n Serial n Parallel n Deductive n ....
45
![Page 46: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/46.jpg)
Serial Algorithm n Algorithm: Simulate fault-free circuit and save responses.
Repeat following steps for each fault in the fault list: n Modify netlist by injecting one fault n Simulate modified netlist, vector by vector, comparing
responses with saved responses n If response differs, report fault detection and suspend
simulation of remaining vectors n Advantages:
n Easy to implement; needs only a true-value simulator, less memory
n Most faults, including analog faults, can be simulated
46
![Page 47: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/47.jpg)
Serial Algorithm n Disadvantage: Much repeated computation;
CPU time prohibitive for VLSI circuits n Alternative: Simulate many faults together
47
![Page 48: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/48.jpg)
Serial Algorithm
48
![Page 49: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/49.jpg)
Serial algorithm
n + very simple n - not efficient
n Intel I7 is about ~10M gates n 20M faults, 1 simulation = 1s n 20Ms ~= 231 days
49
![Page 50: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/50.jpg)
Parallel Fault Simulation n Compiled-code method; best with two-states (0,1) n Exploits inherent bit-parallelism of logic operations on
computer words n Storage: one word per line for two-state simulation n Multi-pass simulation: Each pass simulates w-1 new
faults, where w is the machine word length n Speed up over serial method ~ w-1 n Not suitable for circuits with timing-critical and non-
Boolean logic
50
![Page 51: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/51.jpg)
Parallel Fault Simulation
51
![Page 52: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/52.jpg)
Parallel algorithm
n + still very simple n + more efficient than serial
n Intel I7 is about ~10M gates n 20M faults, 1 simulation = 1s n 20Ms ~= 231 days n Using a 64bits machine n 231/63 ~= 4 days
52
![Page 53: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/53.jpg)
Deductive Fault Simulation n One-pass simulation n Each line k contains a list Lk of faults detectable on it
n Following true-value simulation of each vector, fault lists of all gate output lines are updated using set-theoretic rules, signal values, and gate input fault lists
n PO fault lists provide detection data n Limitations:
n Set-theoretic rules difficult to derive for non-Boolean gates
n Gate delays are difficult to use
53
![Page 54: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/54.jpg)
Deductive Fault Simulation
54
![Page 55: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/55.jpg)
Deductive algorithm
n - complex n ++ more efficient than parallel
n Intel I7 is about ~10M gates n 20M faults, 1 simulation = 1s n 20Ms ~= 1s
n - it requires a lot of memory
55
![Page 56: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/56.jpg)
Exercice
56
which faults are detected by the input “01110”?
![Page 57: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/57.jpg)
In practice
n Use of Synopsys© Tetramax
TMAX Circuit.v
Technology_library.v
Test_vectors.stil
FaultCoverage
Fault List
57
![Page 58: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/58.jpg)
Invoking TetraMax n source /soft/Synopsys/source_config/.config_tetramax_standalone_vI-2013.12
n tmax
You can enter commands
58
![Page 59: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/59.jpg)
Step1
n Read and Compile the circuit description
read_verilog C35.v –library!read_verilog exo1.v!run_build_model!Run_drc!
59
![Page 60: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/60.jpg)
Step 2
n Generate the fault list
set_faults -model stuck!add_faults -all!
60
![Page 61: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/61.jpg)
Step 3 n Specify the test vectors to be simulated
n We have to use the stil syntax n Look in the example
Pattern "_pattern_" {! W "_default_WFT_";! "precondition all Signals": C { "_pi"=0000; "_po"=XX; }!! "pattern 0": Call "capture" { ! "_pi"=1010; "_po”=LL; }!}! 61
![Page 62: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/62.jpg)
Step 3 n Import the test vector file set_patterns -external example_exo1.stil!n Now we can run a simulation run_simulation!n You will got errors: TEST-T> run_simulation ! Begin good simulation of 1 external patterns.! 0 S2 (exp=0, got=1)! Simulation completed: #patterns=1, #fail_pats=1(0), #failing_meas=1(0), CPU time=0.00!
62
![Page 63: Course ATPG Fault Simulation - Laboratoire d'Informatique ...bosio/MEA_TEST/lec1.pdf · Automatic Test Pattern Generator (ATPG) 19 . ATPG Architecture 20 Circuit description Reduced](https://reader034.vdocuments.us/reader034/viewer/2022052122/5a6fce287f8b9abb538b664c/html5/thumbnails/63.jpg)
Step 3
n Tmax has to calculate the gold outputs before running the fault simulation
run_simulation -override_differences!
n Now you can run the fault simulation run_fault_sim!
63