Download - Cmos process flow
![Page 1: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/1.jpg)
VLSI Fabrication Technology
CMOS Technology
![Page 2: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/2.jpg)
Examples of Simple CMOS Circuits
An Inverter A NOR Gate
NMOS
GND
+ V
INPUT
OUTPUT
PMOS
+ V
GND
OUTPUT
IN1
IN2
![Page 3: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/3.jpg)
CMOS Process Flow
P
P Well - NMOS SubstrateN Well - PMOS Substrate
PNP+ P+ N+ N+
S G D S G D
G
D
S S
D
GSub Sub
• Cross sectional view of final CMOS circuits
![Page 4: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/4.jpg)
CMOS Process Flow
Si, (100), P Type, 5-50 žcm
SiO2
Si3N4
Photoresist
• Substrate selection: moderately high resistivity, (100) orientation, P type, 25-50 Ohm-cm• Wafer cleaning, thermal oxidation (≈ 40 nm), nitride LPCVD deposition (≈ 80 nm), photoresist spinning and baking (≈ 0.5 - 1.0 µm).
![Page 5: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/5.jpg)
CMOS Process Flow
P
• Mask #1 patterns the active areas. The nitride is dry etched.
![Page 6: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/6.jpg)
CMOS Process Flow
P
• Field oxide is grown using a LOCOS process. Typically 90 min @ 1000 ˚C in H2O grows ≈ 0.5 µm.
![Page 7: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/7.jpg)
CMOS Process Flow
P
P Implant
Boron
• Mask #2 blocks a B+ implant to form the wells for the NMOS devices. Typically 1013 cm-2 @ 150-200 KeV.
![Page 8: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/8.jpg)
CMOS Process Flow
P
P ImplantN Implant
Phosphorus
• Mask #3 blocks a P+ implant to form the wells for the PMOS devices. Typically 1013 cm-2 @ 300+ KeV.
![Page 9: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/9.jpg)
CMOS Process Flow
P
P WellN Well
• A high temperature drive-in produces the “final” well depths and repairs implant damage. Typically 4-6 hours @ 1000 ˚C - 1100 ˚C or equivalent Dt.
![Page 10: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/10.jpg)
CMOS Process Flow
P
P WellN Well
P
Boron
• Mask #4 is used to mask the PMOS devices. A VTH adjust implant is done on the NMOS devices, typically a 1-5 x 1012 cm-2 B+ implant @ 50 - 75 KeV.
![Page 11: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/11.jpg)
CMOS Process Flow
P
P WellN Well
PN
Arsenic
• Mask #5 is used to mask the NMOS devices. A VTH adjust implant is done on the PMOS devices, typically 1-5 x 1012 cm-2 As+ implant @ 75 - 100 KeV.
![Page 12: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/12.jpg)
CMOS Process Flow
P
P WellN Well
PN
• The thin oxide over the active regions is stripped and a new gate oxide grown, typically 3 - 5 nm, which could be grown in 0.5 - 1 hrs @ 800 ˚C in O2.
![Page 13: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/13.jpg)
CMOS Process Flow
P
P WellN Well
PN
• Polysilicon is deposited by LPCVD ( ≈ 0.5 µm). An unmasked P+ or As+ implant dopes the poly (typically 5 x 1015 cm-
2) or In-Situ doping
![Page 14: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/14.jpg)
CMOS Process Flow
P
P WellN Well
PN
• Mask #6 is used to protect the MOS gates. The poly is plasma etched using an anisotropic etch.
![Page 15: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/15.jpg)
CMOS Process Flow
P
P WellN Well
PN
N- Implant
Phosphorus
• Mask #7 protects the PMOS devices. A P+ implant forms the LDD regions in the NMOS devices (typically 5 x 1013 cm-2 @ 50 KeV).
![Page 16: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/16.jpg)
CMOS Process Flow
P
P WellN Well
PN
N- ImplantP- Implant
Boron
• Mask #8 protects the NMOS devices. A B+ implant forms the LDD regions in the PMOS devices (typically 5 x 1013 cm-2 @ 50 KeV).
![Page 17: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/17.jpg)
CMOS Process Flow
P
P WellN Well
PN
N- ImplantP- Implant
• Conformal layer of SiO2 is deposited (typically 0.5 µm).
![Page 18: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/18.jpg)
CMOS Process Flow
P
P WellN Well
PN
N- ImplantP- Implant
• Anisotropic etching leaves “sidewall spacers” along the edges of the poly gates.
![Page 19: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/19.jpg)
CMOS Process Flow
P
P WellN Well
PN
N+ Implant
Arsenic
• Mask #9 protects the PMOS devices, An As+ implant forms the NMOS source and drain regions (typically 2-4 x 1015 cm-2 @ 75 KeV). Growth of Screen oxide (10nm) to avoid channeling
![Page 20: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/20.jpg)
CMOS Process Flow
P
P WellN Well
PN
N+ ImplantP+ Implant
Boron
• Mask #10 protects the NMOS devices, A B+ implant forms the PMOS source and drain regions (typically 1-3 x 1015 cm-2 @ 50 KeV).
![Page 21: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/21.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• A final high temperature anneal drives-in the junctions and repairs implant damage (typically 30 min @ 900˚C or 1 min RTA @ 1000˚C.
![Page 22: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/22.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• An unmasked oxide etch allows contacts to Si and poly regions.
![Page 23: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/23.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• Ti is deposited by sputtering (typically 100 nm).
![Page 24: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/24.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• The Ti is reacted in an N2 ambient, forming TiSi2 and TiN (typically 1 min @ 600 - 700 ˚C).
![Page 25: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/25.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• Mask #11 is used to etch the TiN, forming local interconnects.
![Page 26: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/26.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• A conformal layer of SiO2 is deposited by LPCVD (typically 1 µm). PSG/BPSG
![Page 27: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/27.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• CMP is used to planarize the wafer surface.
![Page 28: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/28.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• Mask #12 is used to define the contact holes. The SiO2 is etched.
![Page 29: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/29.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
TiNW
• A thin TiN barrier layer is deposited by sputtering (typically a few tens of nm), followed by W CVD deposition.
![Page 30: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/30.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• CMP is used to planarize the wafer surface, completing the damascene process.
![Page 31: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/31.jpg)
CMOS Process Flow
P
P WellN Well
PNP+ P+ N+ N+
• Al is deposited on the wafer by sputtering. Mask #13 is used to pattern the Al and plasma etching is used to etch it.
![Page 32: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/32.jpg)
CMOS Process Flow
• Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of Si3N4 is deposited by PECVD and patterned with Mask #16.
• This completes the CMOS structure.
P
P WellN Well
PNP+ P+ N+ N+
![Page 33: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/33.jpg)
Unit Processes Crystal Growth
Chemical Processing Oxidation Diffusion Photolithography Ion Implantation Chemical Vapour Deposition Dry Etching Metalization Inspection and Testing PackagingThe above steps will repeat, not in the order specified above,
but, as and when required depending on device complexity and target structure.
Clean Rooms
![Page 34: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/34.jpg)
Summary
• An initial discussion on the CMOS process flow provides an introduction to the modern VLSI technology.
• It provides a perspective on how individual technologies like oxidation and ion implantation are actually used.
• There are many variations on CMOS process flows used in the industry.
• The process described here is intended to be representative, although it is simplified compared to many current process flows.
![Page 35: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/35.jpg)
• Perhaps the most important point is that while individual process steps like oxidation and ion implantation are usually studied as isolated technologies, their actual use is very much complicated by the fact that IC manufacturing consists of many sequential steps, each of which must integrate together to make the whole process flow work in manufacturing.
Summary
![Page 36: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/36.jpg)
![Page 37: Cmos process flow](https://reader031.vdocuments.us/reader031/viewer/2022012301/554a2a46b4c9051b578b4cf0/html5/thumbnails/37.jpg)
Modern CMOS Technology
• We will describe a modern CMOS process flow.• In the simplest CMOS technologies, we need to realize simply NMOS and PMOS transistors for circuits like those illustrated in the next slide.• Typical CMOS technologies in manufacturing today add additional steps to implement multiple device VTH, TFT devices for loads in SRAMs, capacitors for DRAMs etc.• Process described here will require 16 masks (through metal 2) and > 100 process steps.• There are many possible variations on CMOS process flow e.g. Device Isolation using Field Oxide or Shallow Trench Formation.