ADA2200SDP-EVALZ User GuideUG-787
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Software Programmable Evaluation Board for the
ADA2200 Synchronous Demodulator
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT WARNING AND LEGAL TERMS AND CONDITIONS. Rev. 0 | Page 1 of 12
FEATURES Simple synchronous demodulation development platform USB powered Evaluation board compatible with Analog Devices, Inc.,
system demonstration platform (SDP-S or SDP-B) SPI or EEPROM programmable Input and output signal conditioning circuitry Synchronization signals available for external devices
ADDITIONAL EQUIPMENT PC running Windows XP or more recent version SDP-S (EVAL-SDP-CS1Z) or SDP-B (EVAL-SDP-CB1Z)
controller board Function generator Oscilloscope and/or digital voltmeter
SOFTWARE ACE software (see the ACE Software User Guide)
GENERAL DESCRIPTION This user guide describes the SDP-compatible evaluation board for the ADA2200 synchronous demodulator. The ADA2200SDP-EVALZ evaluation board facilitates the
evaluation of the ADA2200 by simplifying signal connections to standard test equipment. Inputs, outputs, supplies, and other circuit test points on the board are easily accessed via test clips, differential probes, or standard SMA cables. On-board signal conditioning circuitry offers many options for testing different circuit schemes.
The ADA2200SDP-EVALZ evaluation board mates with the EVAL-SDP-CS1Z SDP-S board or the EVAL-SDP-CB1Z SDP-B controller board. The controller board provides an interface between the ADA2200SDP-EVALZ evaluation board and a PC USB port. The controller board can be purchased separately.
The PC resident ACE software provides an intuitive GUI, allowing all of the ADA2200 modes of operation to be configured over the SPI port. The ACE software also has plug-in modules for many other Analog Devices evaluation boards and CFTL demo boards.
Figure 2 shows the recommended configuration for initial evaluation. See the Quick Start Procedure section for more details.
Full specifications for the ADA2200 are available in the product data sheet, which should be consulted in conjunction with this user guide with using the evaluation board.
EVALUATION BOARD PHOTOGRAPH
Figure 1.
1287
5-00
1
UG-787 ADA2200SDP-EVALZ User Guide
TABLE OF CONTENTS Features .............................................................................................. 1 Additional Equipment ..................................................................... 1 Software ............................................................................................. 1 General Description ......................................................................... 1 Evaluation Board Photograph ......................................................... 1 Revision History ............................................................................... 2 Quick Start Procedure ...................................................................... 3 Configuration Software ................................................................... 4
Overview ........................................................................................ 4 Software Tab Views .......................................................................... 5 Detailed Board Description ............................................................ 6
Power Supplies .............................................................................. 6 System Clock ................................................................................. 6
Input Driver ...................................................................................6 Output Filter ..................................................................................6 Digital Outputs ..............................................................................7 Jumpers ...........................................................................................7
Measuring Signals..............................................................................8 Input Signal Synchronization ......................................................8 Output Signal Synchronization ...................................................8 Signal Measurements ....................................................................8 Amplitude Measurements ............................................................8 Phase Measurements .....................................................................8 Amplitude and Phase Measurements .........................................9
Evaluation Board Schematic ......................................................... 10
REVISION HISTORY 12/14—Revision 0: Initial Version
Rev. 0 | Page 2 of 12
ADA2200SDP-EVALZ User Guide UG-787
Rev. 0 | Page 3 of 12
QUICK START PROCEDURE Figure 2 shows the recommended configuration for initial evaluation. Perform the test procedure in this section to ensure that the bench setup is working properly prior to testing new evaluation configurations.
Set up the ADA2200SDP-EVALZ default test bench by completing the following steps:
1. Install the ACE software on the PC by following the instructions in the ACE Software User Guide. Exit the ACE software program.
2. The ADA2200SDP-EVALZ evaluation board is configured to work with the EVAL-SDP-CS1Z SDP-S controller board by default. To use the EVAL-SDP-CB1Z SDP-B controller board, remove R43.
3. Verify that the jumper configuration on the ADA2200SDP-EVALZ evaluation board matches the settings shown in Table 1.
4. Plug the SDP controller board into P3 of the ADA2200SDP-EVALZ evaluation board.
5. Power the two boards by connecting J2 of the SDP-S controller board to a PC USB port. A green LED lights on each board when power is available.
6. Press S1 momentarily to reset the ADA2200. 7. Apply a 500 kHz clock to the CLKIN input. The input is high
input impedance and expects LVCMOS (3.3 V) level inputs.
8. Verify that a square wave (~7.8125 kHz) is present at RCLK_OUT (J3). Connect RCLK_OUT to VINP (J7) with an SMA cable.
9. Use the RCLK signal present on P1 to trigger an oscilloscope. Observethat the demodulated output signals on TP27 and TP28 and the SYNCO signal on TP29 match the waveforms shown in Figure 3.
10. Measure the filtered output across J9 and J10 with a digital multimeter (DMM). The output voltage should read approximately −1.56 V.
Table 1. Default Jumper Settings Designator Position Description P1 Open VINP test point P2 Open VINN test point P4 Open VOP test point P5 Open VON test point P7 2 and 3 INP of ADA2200 connected to +OUT
of AD8476 input buffer P8 2 and 3 INN of ADA2200 connected to –OUT
of AD8476 input buffer P9 1 and 2 VOP connected to U4 LPF P10 1 and 2 Use external clock oscillator P12 Open VIP, VIN test point JP1 Open AC-couple RCLK_OUT
Figure 2. Suggested Configuration for Quick Start, Showing Connections to Standard Test Equipment
Figure 3. Expected RCLK_OUT, VOP, VON, and SYNC_OUT Waveforms
USBSDP
CONTROLLERBOARD
ADA2200
CH1 5.00V CH2 100mV M2.00ms A CH1 3.00V
2
1
T 3.92000ms
ΩBWCH3 5.00V CH4 100mV ΩBW
OSCILLOSCOPERCLK_OUT
VINP
VINN
SMA CABLE
CLKIN
SYNC_OUT
VOP
VON
DMM
1287
5-00
2
CH1 2V CH2 500mV M20µs A CH1 1.72VT 3µs
BW
BW
BWCH3 500mV CH4 2VB
W
23
4
1SYNCO
RCLK
OUTP
OUTN
1287
5-00
3
UG-787 ADA2200SDP-EVALZ User Guide
CONFIGURATION SOFTWARE The ACE software enables configuration of the ADA2200 over a USB port. This section introduces the key features of the program.
See the ACE Software User Guide for download instructions and a more complete description of the program.
OVERVIEW With the SDP controller board and the ADA2200SDP-EVALZ evaluation board connected together, plug the USB cable from the PC into the SDP controller board. (Always plug the SDP controller board and the ADA2200SDP-EVALZ evaluation board together before connecting the USB cable to the PC). Start the ACE software. The program opens in the Start view tab; this tab shows which boards the program recognizes as connected to your PC. The tab shows the ADA2200SDP-EVALZ evaluation board as attached, as shown in Figure 4.
In the System tab, double-clicking the ADA2200SDP-EVALZ evaluation board image opens the ADA2200 Eval Board tab, as shown in Figure 5. This tab enables some basic configuration of
the ADA2200SDP-EVALZ evaluation board to be performed through the menus available on the left hand side of the screen. To make any changes effective in the hardware, click the Apply button.
In the ADA2200 Eval Board tab, double-clicking the ADA2200 image opens the ADA2200 tab. This tab displays the ADA2200 block diagram and allows changes to the device configuration, as shown in Figure 6. This tab also shows the frequencies expected on some of the key clock signals. For the frequencies to match the hardware, enter the actual CLKIN frequency in the CLKIN field. The changes are not made to the hardware configuration until the Apply Changes button is clicked.
In the ADA2200 tab, clicking the Proceed to Memory Map button on the bottom right hand corner of the window opens the ADA2200 Memory Map tab, as shown in Figure 7. This tab allows access to all of the registers of the ADA2200. The changes are not made to the hardware configuration until either the Apply All or Apply Selected button is clicked.
Rev. 0 | Page 4 of 12
ADA2200SDP-EVALZ User Guide UG-787
Rev. 0 | Page 5 of 12
SOFTWARE TAB VIEWS
Figure 4. Start Tab View
Figure 5. ADA2200 Eval Board Tab View
Figure 6. ADA2200 Tab View
Figure 7. ADA2200 Memory Map Tab View
1287
5-00
412
875-
005
1287
5-00
612
875-
007
UG-787 ADA2200SDP-EVALZ User Guide
DETAILED BOARD DESCRIPTION This section provides details about the on-board circuitry operation and some of the circuit options that are available.
POWER SUPPLIES The ADA2200SDP-EVALZ evaluation board accepts +5 V power from the USB_VBUS pin of P3. The ADP151 regulates this supply to +3.3 V and supplies the VIO and 3V3 rails for the board.
To run the board from an external power supply while still using the ADP151 to regulate the power rails, remove E3 and apply power to P6. Use a voltage from 3.6 V to 5.5 V to supply the board through P6.
To run the board by supplying an external power supply to the VIO and 3V3 rails directly, remove R55 and supply power to TP35. Use a voltage from 3.0 V to 3.6 V to supply the board through TP35.
SYSTEM CLOCK By default, the ADA2200 CLKIN input is generated by the on-board ceramic resonator circuit. This circuit generates a 500 kHz clock. A footprint for a crystal is also provided to facilitate generating frequencies of up to 1 MHz.
To run from an external clock source, install a jumper between Pin 1 and Pin 2 of P10, which connects the clock input (J1) buffer to the ADA2200 CLKIN pin. Note that the R32 of the clock input is uninstalled by default. Signal sources expecting a 50 Ω termination drive twice the expected voltage onto this connector.
INPUT DRIVER By default, the AD8476 (A2) is configured to receive a single-ended input on the VINP connector and to convert the signal to differential. The differential output of the AD8476 is connected to the INP and INN inputs of the ADA2200. The input impedance of VINP is approximately 10 kΩ. The AD8476 has unity gain; therefore, 1 V applied to VINP results in 1 V differential applied across INP to INN.
To use a differential input (between VINP and VINN) to the AD8476, remove R25 and install a 0 Ω resistor at R57.
To bypass the AD8476, install the shunts of P7 and P8 between Pin 1 and Pin 2. Alternatively, remove the shunts of P7 and P8, and apply the input signal between TP18 and TP19.
Footprints are supplied for a low-pass filter (LPF) before the INP and INN inputs of the ADA2200. For best performance, keep the R30 and R31 series input resistors below 1 kΩ.
OUTPUT FILTER The OUTP and OUTN from the ADA2200 each have an RC filter on the output, which can be used to set the bandwidth of the demodulated output. By default, the output of the RC filter appears on the VOP and VON connectors.
Reconstruction Filter
There is an optional differential to single-ended reconstruction filter on the evaluation board. To route the ADA2200 outputs through the filter, install R26 and R27. To route the output of the reconstruction filter to the VOP connector, install the shunt of P9 between Pin 2 and Pin 3.
The board component population sets the reconstruction filter corner frequency at 20 kHz. The following equations detail how to redesign the filter for different frequency responses.
Choose the desired values for 3 dB frequency (fC), quality factor (Q), gain (G), k (a number between 1 and 2 to give convenient capacitor values), and R26 (R). The component values can be calculated as follows:
ωC = 2 × π × fC
R27 = R
C15 = k × Q × R × (G + 1)/(2 × ωC × G × R2)
R33 = G × R
R47 = R52 = 2 × R33
R34 = R35 = R × R33/(2 × R × R33 × C15 × (ωC/Q) – R − R33)
C16 = C19 = 1/(2 × R34 × R33 × C15 × ωC2)
An excel spreadsheet that performs these calculations is available on the ADA2200 Evaluation Board Wiki Page.
Rev. 0 | Page 6 of 12
ADA2200SDP-EVALZ User Guide UG-787
DIGITAL OUTPUTS RCLK_OUT and SYNC_OUT
The RCLK signal from the ADA2200 is buffered by U6 and appears on the RCLK_OUT connector (J3).
The SYNCO signal from the ADA2200 appears on the SYNC_OUT connector (J2). It is good practice to disable the SYNCO signal when it is not being used, to minimize any coupling of this signal on the board.
SPI Port Outputs
The SPI port signals are routed to the SDP connector through the A3 and A4 switches. The switches isolate the ADA2200 from the SPI bus during initial boot up to avoid contention with signals on the SDP board.
By default, the ADA2200SDP-EVALZ evaluation board is configured so that the ADA2200 is running in 3-wire SPI mode. To run the ADA2200 in 4-wire mode, install R41.
JUMPERS Table 2 provides a summary of the jumper configuration options for the ADA2200SDP-EVALZ evaluation board.
Table 2. Jumper Descriptions Designator Shunt Description P7 1 and 2 VINN (J8) connects to INN of
ADA2200 2 and 3 VINN (J8) connects to AD8476 input
driver P8 1 and 2 VINP (J7) connects to INP of ADA2200 2 and 3 VINP (J7) connects to AD8476 input
driver P9 1 and 2 VOP (J9) connects to OUTP 2 and 3 VOP (J9) connects to VOUT of the
ADA4841-1 reconstruction filter amplifier
P10 1 and 2 Use external clock for CLKIN 2 and 3 Use on-board clock for CLKIN JP1 Open AC-couple RCLK_OUT 1 and 2 DC-couple RCLK_OUT
Rev. 0 | Page 7 of 12
UG-787 ADA2200SDP-EVALZ User Guide
MEASURING SIGNALS INPUT SIGNAL SYNCHRONIZATION By default, the ADA2200 filters and demodulates signals located exactly at 1/64 of its clock frequency (fCLKIN). For example, when using the 400 kHz on-board oscillator, the demodulated signal frequency must be 6.25 kHz. The ADA2200 provides the RCLK reference signal to facilitate synchronization of the modulation signal to this internal demodulation clock.
The RCLK signal can be used directly to excite a sensor, or as a trigger for an excitation drive signal, or as a reference clock to a phase-locked loop (PLL) used as the excitation signal clock source.
OUTPUT SIGNAL SYNCHRONIZATION The SYNCO output synchronization pulse generated by the ADA2200 is available on the SYNC_OUT connector. The ADA2200 generates this pulse every time the output is updated and ready to be sampled. The frequency of this pulse is 1/8 the clock frequency. By default, the pulse polarity is positive, and it is generated 6.5 clock cycles after the last output update.
When the ADA2200 is clocked by the on-board oscillator circuit, the frequency of the SYNCO pulse is 50 kHz; the pulse duration is one clock cycle or 2.5 µs (12.5% duty cycle); and the pulse occurs 16.25 µs after the last output update. The polarity and its occurrence relative to the output update event can be configured for different applications.
Table 3. Default Clock Frequencies Relative to fCLKIN Signal Ratio Description fCLKIN 1 Master clock fSI 1 Input sampling rate fSI_NYQ 1/2 Input sampling Nyquist rate fSO 1/8 Output sampling rate fSO_NYQ 1/16 Output sampling Nyquist rate fSYNCO 1/8 Synchronization pulse frequency fRCLK 1/64 Reference clock frequency fC 1/64 Band-pass filter center frequency fM 1/64 Mixer frequency
SIGNAL MEASUREMENTS The signal present at the output of the ADA2200 depends on the amplitude and relative phase of the signal applied at its inputs. When the amplitude or phase is known and constant, any output variations can be attributed to the modulated parameter. Therefore, when the relative phase of the input is constant, the ADA2200 performs amplitude demodulation. When the amplitude is constant, the ADA2200 performs phase demodulation.
The sampling and demodulation processes introduce additional frequency components onto the output signal. If the output signal of the ADA2200 is used in the analog domain or if it is sampled asynchronously to the ADA2200 sample clock, these
high frequency components can be removed by following the ADA2200 with a reconstruction filter.
If the ADA2200 output is sampled by an ADC, synchronizing the ADA2200 CLKIN input to the ADC conversion clock eliminates the need for an analog reconstruction filter. When the ADC samples the ADA2200 output synchronously, the ADC sampling inherently rejects the frequency artifacts created by the ADA2200 output sampling. The demodulation process creates output ripple at the mixing frequency. This output ripple can be removed digitally by performing a cycle mean of the output samples or by a moving average filter.
AMPLITUDE MEASUREMENTS If the relative phase of the input signal to the ADA2200 remains constant, the output amplitude is directly proportional to the amplitude of the input signal. Note that the signal gain is a function of the relative phase of the input signal. Figure 8 shows the relationship between the cycle mean output and the relative phase.
Figure 8. Phase Transfer Function with Phase Delay of 83°, 1 V rms Input
The cycle mean output voltage is
VCYCLEMEAN = Conversion Gain × VIN(RMS) × sin(θREL − θDEL) = 1.05 ×VIN(RMS) × sin(θREL − θDEL)
Therefore, the highest gain, and thus the largest signal-to-noise ratio measurement, is obtained when operating the ADA2200 with θREL = θDEL + 90° = 173°. This value of θREL is also the operating point with the lowest sensitivity to changes in the relative phase. Operating with θREL = θDEL − 90° = −7° offers the same gain and measurement accuracy, but with a sign inversion.
PHASE MEASUREMENTS If the amplitude of the input signal to the ADA2200 remains constant, the output amplitude is a function of the relative phase of the input signal. The relative phase can be measured as
θREL = sin−1(VCYCLEMEAN/(Conversion Gain × VIN(RMS))) + θDEL = sin−1(VCYCLEMEAN/(1.05 × VIN(RMS))) + θDEL
1.2
–1.2
–1.0
–0.8
–0.6
–0.4
–0.2
0
0.2
0.4
0.6
0.8
1.0
0 45 90
83°
135 180 225 270 315 360
CYC
LEM
EAN
VALU
E
RELATIVE PHASE (θREL)
1287
5-00
8
Rev. 0 | Page 8 of 12
ADA2200SDP-EVALZ User Guide UG-787 Note that the output voltage scales directly with the input signal amplitude. A full-scale input signal provides the greatest phase sensitivity (V/°θREL) and thus the largest signal-to-noise ratio measurement.
The phase sensitivity also varies with relative phase. The sensitivity is at a maximum when θREL = 83°. Therefore, the optimal measurement range is for input signals with a relative phase equal to the phase delay of ±45°. This range provides the highest gain and thus the largest signal-to-noise ratio measurement. This range is also the operating point with the lowest sensitivity to changes in the relative phase. Operating at a relative phase equal to the phase delay of −135° to −225° offers the same gain and measurement accuracy, but with a sign inversion.
The phase sensitivity with a 4 V p-p differential input operating with a relative phase that is equal to the phase delay results in a phase sensitivity of 36.6 mV/°θREL.
AMPLITUDE AND PHASE MEASUREMENTS When both the amplitude and relative phase of the input signals are unknown, it is necessary to obtain two orthogonal components of the signal to determine its amplitude, relative phase, or both. These two signal components are referred to as the in-phase (I) and quadrature (Q) components of the signal.
A signal with two known rectangular components is represented as a vector or phasor with an associated amplitude and phase (see Figure 9).
Figure 9. Rectangular and Polar Representation of a Signal
If the signal amplitude remains nearly constant for the duration of the measurement, it is possible to measure both the I and the Q components of the signal by toggling the PHASE90 bit between two consecutive measurements. To measure the I component, set the PHASE90 bit to 0. To measure the Q component, set the PHASE90 bit to 1.
After both the I and Q components have been obtained, it is possible to separate the effects of the amplitude and phase variations. Then, calculate the magnitude and relative phase using the following formulas:
22 QIA +=
DELREL AQ θθ +
= 1–cos
Or alternatively,
DELREL AI θθ +
= 1–sin
The inverse sine or inverse cosine functions linearize the relationship between the relative phase of the signal and the measured angle. Because the inverse sine and inverse cosine are only defined in two quadrants, the sign of I and Q must be considered to map the result over the entire 360° range of possible relative phase values. The use of the inverse tangent function is not recommended because the phase measurements become extremely sensitive to noise as the calculated phase approaches ±90°.
QA
I
θ
III
IVIII
1287
5-00
9
Rev. 0 | Page 9 of 12
UG-787 ADA2200SDP-EVALZ User Guide
EVALUATION BOARD SCHEMATIC
Figure 10. Evaluation Board Block Diagram
BOARD STACKUPLYR 1: SIGNALLYR 2: GND PLANELYR 3: PWR PLANELYR 4: SIGNAL
RCLK OUTPUT
ADA2200CONFIGEEPROM
CLOCK INPUT
ADA2200
SYNC OUTPUT
PROTOTYPEAREA
EXT. POWERINPUT PINS
SIGNAL OUTPUT
SDP CONNECTOR
SDP CONFIGEEPROM
SIGNAL INPUT
1287
5-01
0
Rev. 0 | Page 10 of 12
ADA2200SDP-EVALZ User Guide UG-787
Figure 11. Evaluation Board Schematic
OU
TPU
T R
ECO
NST
RU
CTI
ON
FIL
TERSY
NC
OU
TPU
T
OPT
ION
AL +
3.3V
INPU
T
EXT/
INT
CLO
CK
SELE
CTI
ON
* DO
NO
T IN
STAL
L
EEPR
OM
CO
NFI
GSD
P
SDP
INTE
RFA
CE
POSS
IBLE
TO
AD
TDF2
CLO
CK
INPU
T
PLAC
E AS
CLO
SE A
S
PLAC
E TS
SOP-
8 U
ND
ERLA
YOU
T IN
STR
UC
TIO
NS:
DIP
-8 S
OC
KET
KELV
INC
ON
NEC
TIO
N
SIG
NAL
OU
TPU
T
TIM
E-D
OM
AIN
FIL
TER
EXT.
PO
WER
INPU
T (+
5V)
PIN
1
EEPR
OM
TO
BE
INST
ALLE
D:
(8-L
EAD
PD
IP O
R E
QU
IVAL
ENT)
AT24
C02
C-P
UM
INPU
T D
RIV
ER
I2C
BU
S
SIG
NAL
INPU
T
21
JP1
R50
R28
R48
C36
R43
3 12
S2
R60
R18
R52C35
C34
R49
21P6
A CD
S2
A CD
S1
R44
R47
21
P4
21
P5
21
P2
21
P1
21
Y2
R10
R9
R41
4
5 3
2
U6
R42
54
32
1J3
C32
C21
C33
C20
R15
R46
R36
C29
C9
C8
R55
C26
C24
C31R
51
21
E3
R45
R14
C30
R27
R26
C15
R35
R33
R34
C16
C19
R3
R1
43
21
S1
16
8
12
214 15
9
13
11 10
6 7
5
3
14
U4
C38
R59
R57
R58
R56
C2
C28
C27
R54
R53
321P9321P8 3 2 1 P7
1
TP35
C25
C23
8
5
1 3
7
4
6
2
A1
8
5
1 3
7
4
6
2
A48
5
1 3
7
4
6
2
A3
5
1
42
3
U5
C22
R29
C10
21
E2
4
5 3
2
U3
1TP24
1
TP25
1
TP32
1
TP28
1
TP27
1
TP29
1
TP23
21
P12
1
TP19
1
TP18
1
TP21
1
TP1
1
TP5
1
TP6
1
TP16
1
TP17
R25
C12
7
8
5
6
4
321
U1
R2
R7
R4
21
E1
C3
R11
R13
R12
R6
R16
R17
R22
R20R19
7
48
5
6321
U2
8 7 6 54321
X2
R5
R8
65 116
15
6259
7249
7348
87 89
30 299290
32
88
31
91
38 37
85
39
8483
34 33
8264
354180
4279
5760
100
21
99
2695
27
711
4
811
3
911
2
1011
1
110
121310
8
1410
7
1510
6
1610
5
1810
3
1910
2
2010
1
22
94
2497
2596 12
0
119
7068676655 54 53 51 50
2
7447
7645
7744
7843
118
117
115
109
104
9893868175696358 52 46 40 36 28 23 17 11
6 4 3
56
7161
P3
21
Y1
1
TP14
1
TP13
1
TP12
1
TP11
1
TP10
1
TP9
R37
C5
C7
C6
C4
C11
R21
R38
54
32
1J2
R40R39
R32
54
32
1J1
C17
C14
3
2
4
7
5
6
8 1
A2
C18
C13
C1
R31
R30
R24R23
54
32
1J8
54
32
1J7
54
32
1J1
0
54
32
1J9
C37
4 7
8 26
3U
9
321
P10
6915
7-10
2HLF
49.9
NC
7SP1
7P5X
0.1U
F
49.9
RC
LKO
UT
6915
7-10
2HLF
10K
5-18
1483
2-1
SDO
RC
LK
49.9
DN
I
1K
3V3
0.01UF
0.1UF
100PF
100PF
500K
HZ
49.9
220P
F
20K
680P
F
VOP
BLK
0.1UF
0.1UF
0.1UF
10.5
K
0
DN
I
6915
7-10
2HLF
VIO
TBD0805
DNI
1MEG
4.09
6MEG
HZ
600O
HM
6915
7-10
2HLF
I2C
_ISO
B
DN
I
5-18
1483
2-1
WH
T
FX8-
120S
-SV(
21)
RES
ETB
BOO
TB
10K
3V3
SML-
310M
TT86
WH
T
DN
I
10K
10K
DN
I
WH
T
10K
AD84
76
NC
7SP1
7P5X
SPI_
ISO
B
1MEG
10K
DN
I
DNI
49.9
0.01UF
680
100K
TBD0603
WH
T
0.1U
F
10
WH
T
3V3
0.1U
F
10K
0.1UF
0.1U
F
DN
I
1MEG
SYN
CO
SCL
24LC
32A-
I/MS
2K
0.01UF
5-18
1483
2-1
5-18
1483
2-1EX
CKI
N
VIN
N
5-18
1483
2-1
VIN
P
5-18
1483
2-1
5-18
1483
2-1
DN
I
VOPF
6915
7-10
2HLF
DNI
TBD0603DNITB
D06
03
10K
SDO
CSB
1K
1UF
1UF0
10K
VIN
NBY
P
SCK
VOP
VON
RES
ETB
VIN
VIP
BOO
TB
CSB
DNI
0.01UF
DNI
SCK
10K
0.01UF
DN
I
ADA4
841-
1YR
ZSC
K
3V3
A1
SS
SDO
SCL
SDA
A1 A2
SCK
AT24
C02
C-X
HM
-B
SDO
3V3
YEL
20K
600O
HM
WPF
A0
I2C
_ISO
B
10K
DNI
10
3V3F
ILT
YEL
1UF
MIS
O
0.01UF
MSC
K
100
DNI
VIN
NO
6915
7-10
2HLF
10VI
NPB
YP
WH
T
0.01UF WH
T
VON
220P
F3V
3
DNI
ADP1
51AU
JZ-3
.3-R
7
BLK
BLK
BLK
BLK
1UF
ADG
721B
RM
Z
10K
DNI
A0
TBD0603
TBD0603
DN
I
0.1U
F
VIN
NA
DN
I
VIN
POVI
NPA
0
DN
I
0
3V3
0.33UF
49.9
10.5
K
10.5
K
21K
BLK
21K
VOPF
DN
I
BLK
BLK
BLK
WPF
WH
T
RED
DN
I
680
DNI
A2
FSM
2JSM
A
MO
SI
DNI
DN
I10
0
OS1
0201
1MS2
QN
1C
3V3
ADG
721B
RM
Z 49.9
1UF
1UF
49.9
WH
T
0.1U
F
SDI
0.1UF
DNI
TBD0603
CLK
INXO
UT
RC
LK
DNI
6915
7-10
2HLF
ADA2
200
VIO
ADG
721B
RM
Z
SDA
VIO
0.1U
F
TBD0603
VIO
0
3V3
DN
I
49.9
49.9
0
600O
HM
0
1UF
0
DN
I
1K
SDI
110-
43-3
08-4
1-00
1000
TBD0603
DN
I
0.1U
F
49.9
BLK
390
390SM
L-31
0LTT
86
3V3
VCC
Y
GN
D
A
N4
N3
N1
N2
XOU
T
SCLK
/SC
L
SDIO
/SD
A
RC
LK/S
DO
VDD
OU
TP
OU
TN
RST
VOC
M
INN
INP
GN
D
BOO
T
CS/
A0
SYN
CO
CLK
IN
S2G
ND
D2
S1 D1
IN1
IN2
VDD
S2G
ND
D2
S1 D1
IN1
IN2
VDD
S2G
ND
D2
S1 D1
IN1
IN2
VDD
GN
DN
C
VOU
TENVI
N
VCC
Y
GN
D
A
VCC
WP
GN
D
A2A1A0 SCL
SDA
VSS
VCC
WPA2A1A0
SCL
SDA
SPI_
SEL_
A
CLK
OU
T NC
NC
GN
D
GN
D
VIO
(+3.
3V)
GN
D
PAR
_D22
PAR
_D20
PAR
_D18
PAR
_D16
PAR
_D15
GN
D
PAR
_D12
PAR
_D10
PAR
_D8
PAR
_D6
GN
D
PAR
_D4
PAR
_D2
PAR
_D0
PAR
_WR
_N
PAR
_IN
T
GN
D
PAR
_A2
PAR
_A0
PAR
_FS2
PAR
_CLKGN
D
SPO
RT_
RSC
LK
SPO
RT_
DR
0
SPO
RT_
RFS
SPO
RT_
TFS
SPO
RT_
DT0
SPO
RT_
TSC
LKGN
D
SPI_
MO
SI
SPI_
MIS
O
SPI_
CLKGN
D
SDA_
0
SCL_
0
GPI
O1
GPI
O3
GPI
O5
GN
D
GPI
O7
TMR
_B
TMR
_DNC
GN
DNC
NC
NC
WAK
E_N
SLEE
P_N
GN
D
UAR
T_TX
BMO
DE1
RES
ET_I
N_N
UAR
T_R
X
GN
D
RES
ET_O
UT_
N
EEPR
OM
_A0
NC
NC
NC
GN
D
NC
NC
TMR
_C
TMR
_A
GPI
O6
GN
D
GPI
O4
GPI
O2
GPI
O0
SCL_
1
SDA_
1
GN
D
SPI_
SEL1
/SPI
_SS_
N
SPI_
SEL_
C_N
SPI_
SEL_
B_N
GN
D
SER
IAL_
INT
SPI_
D3
SPI_
D2
SPO
RT_
DT1
SPO
RT_
DR
1
SPO
RT_
TDV1
SPO
RT_
TDV0
GN
D
PAR
_FS1
PAR
_FS3
PAR
_A1
PAR
_A3
GN
D
PAR
_CS_
N
PAR
_RD
_N
PAR
_D1
PAR
_D3
PAR
_D5
GN
D
PAR
_D7
PAR
_D9
PAR
_D11
PAR
_D13
PAR
_D14
GN
D
PAR
_D17
PAR
_D19
PAR
_D21
PAR
_D23
GN
D
USB
_VBU
S
GN
D
GN
D
NC
VIN
+VS
–VS
+OU
T
INN
NC
VOC
M
INP
–OU
T
POW
ERD
OW
N
+VS
–VS
VO
UT
–IN
+IN
12875-011
Rev. 0 | Page 11 of 12
UG-787 ADA2200SDP-EVALZ User Guide
NOTES
ESD Caution ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG12875-0-12/14(0)
Rev. 0 | Page 12 of 12