Transcript
![Page 1: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/1.jpg)
1
EEL 4783: HDL in Digital System Design
Lecture 6: Verilog Examples
Prof. Mingjie Lin
![Page 2: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/2.jpg)
2
Shift Register
![Page 3: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/3.jpg)
3
SR with Parallel Loads
![Page 4: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/4.jpg)
4
Barrel SR ------------
![Page 5: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/5.jpg)
5
Barrel SR
![Page 6: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/6.jpg)
6
Universal RF
![Page 7: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/7.jpg)
7
Bi-Directional Bus
![Page 8: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/8.jpg)
8
Bi-Directional Bus
![Page 9: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/9.jpg)
9
When a FF is created?
![Page 10: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/10.jpg)
10
Sync. Data Swapping
![Page 11: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/11.jpg)
11
Sync. Data Swapping
![Page 12: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/12.jpg)
12
Sync. Data Swapping
![Page 13: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/13.jpg)
13
S
![Page 14: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/14.jpg)
14
S
![Page 15: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/15.jpg)
15
S
![Page 16: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/16.jpg)
16
S
![Page 17: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/17.jpg)
17
S
![Page 18: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649d755503460f94a56882/html5/thumbnails/18.jpg)
18
Final issues
• Please fill out the student info sheet before leaving
• Come by my office hours (right after class)
• Any questions or concerns?