digital integrated circuits© prentice hall 1995 arithmetic arithmetic building blocks
Post on 21-Dec-2015
222 views
TRANSCRIPT
![Page 1: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/1.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Arithmetic Building Blocks
![Page 2: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/2.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
A Generic Digital Processor
MEMORY
DATAPATH
CONTROL
INP
UT
-OU
TP
UT
![Page 3: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/3.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Building Blocks for Digital Architectures
Arithmetic unit
- Bit-sliced datapath (adder , multiplier, shifter, comparator, etc.)
Memory
- RAM, ROM, Buffers, Shift registers
Control
- Finite state machine (PLA, random logic.)
- Counters
Interconnect
- Switches
- Arbiters
- Bus
![Page 4: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/4.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Bit-Sliced Design
Bit 3
Bit 2
Bit 1
Bit 0
Reg
iste
r
Add
er
Shif
ter
Mul
tipl
exer
Control
Dat
a-In
Dat
a-O
ut
Tile identical processing elements
![Page 5: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/5.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Full-Adder
A B
Cout
Sum
Cin Fulladder
![Page 6: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/6.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Binary Adder
S A B Ci =
A= BCi ABCi ABCi ABCi+ + +
Co AB BCi ACi+ +=
A B
Cout
Sum
Cin Fulladder
![Page 7: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/7.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Express Sum and Carry as a function of P, G, D
Define 3 new variable which ONLY depend on A, B
Generate (G) = AB
Propagate (P) = A B
Delete = A B
Can also derive expressions for S and Co based on D and P
![Page 8: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/8.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Ripple-Carry Adder
A0 B0
S0
Co,0Ci,0
A1 B1
S1
Co,1
A2 B2
S2
Co,2
A3 B3
S3
Co,3
(= Ci,1)FA FA FA FA
Worst case delay linear with the number of bits
tadder N 1– tcarry tsum+
td = O(N)
Goal: Make the fastest possible carry path circuit
![Page 9: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/9.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Complimentary Static CMOS Full Adder
VDD
VDD
VDD
VDD
A B
Ci
S
Co
X
B
A
Ci A
BBA
Ci
A B Ci
Ci
B
A
Ci
A
B
BA
28 Transistors
![Page 10: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/10.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Inversion Property
A B
S
CoCi FA
A B
S
CoCi FA
S A B Ci S A B Ci
=
Co A B Ci Co A B Ci
=
![Page 11: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/11.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Minimize Critical Path by Reducing Inverting Stages
A0 B0
S0
Co,0Ci,0
A1 B1
S1
Co,1
A2 B2
S2
Co,2 Co,3FA’ FA’ FA’ FA’
A3 B3
S3
Odd CellEven Cell
Exploit Inversion Property
Note: need 2 different types of cells
![Page 12: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/12.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The better structure: the Mirror Adder
VDD
Ci
A
BBA
B
A
A BKill
Generate"1"-Propagate
"0"-Propagate
VDD
Ci
A B Ci
Ci
B
A
Ci
A
BBA
VDD
SCo
24 transistors
![Page 13: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/13.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Mirror Adder
• The NMOS and PMOS chains are completely symmetrical. This guarantees identical rising and falling transitions if the NMOS and PMOS devices are properly sized. A maximum of two series transistors can be observed in the carry-generation circuitry.
• When laying out the cell, the most critical issue is the minimization of the capacitance at node Co. The reduction of the diffusion capacitances is particularly
important.
• The capacitance at node Co is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell .
• The transistors connected to Ci are placed closest to the output.
• Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be minimal size.
![Page 14: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/14.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Quasi-Clocked Adder
VDD
A
B
B
AP
VDD
P
P
CiS
P P
VDD
P
P
A
P
P
Ci
B B
VDD
Co
Ci
Signal Setup Carry Generation Sum Generation
![Page 15: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/15.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
NMOS-Only Pass Transistor Logic
AA
B B
CC
Sum Sum
ACC
B
CoutCout
B
A
A
A A
Transistor count (CPL) : 28
![Page 16: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/16.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
NP-CMOS Adder
VDD
Ci0
A0 B0 B0
A0
VDD
B1
A1
VDD
A1 B1
Ci1
Ci2
Ci0
Ci0
B0
A0B0
S0
A0
VDD
VDD
VDD
B1 Ci1
B1
A1A1
VDD
S1
Ci1
Carry Path
![Page 17: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/17.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
NP-CMOS Adder
A0
B0
A1
B1
S0
S1
Co1
Ci0
![Page 18: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/18.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Manchester Carry Chain
P0
Ci,0
P1
G0
P2
G1
P3
G2
P4
G3 G4
VDD
![Page 19: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/19.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Sizing Manchester Carry Chain
R1
C1
R2
C2
R3
C3
R4
C4
R5
C5
R6
C6
Out
M0 M1 M2 M3 M4MC
Discharge Transistor
1 2 3 4 5 6
tp 0.69 Ci Rjj 1=
i
i 1=
N=
1 1.5 2.0 2.5 3.0k
5
10
15
20
25
Spe
ed
1 1.5 2.0 2.5 3.0k
0
100
200
300
400
Are
a
Speed (normalized by 0.69RC) Area (in minimum size devices)
![Page 20: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/20.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry-Bypass Adder
FA FA FA FA
P0 G1 P0 G1 P2 G2 P3 G3
Co,3Co,2Co,1Co,0Ci ,0
FA FA FA FA
P0 G1 P0 G1 P2 G2 P3 G3
Co,2Co,1Co,0Ci,0
Co,3
Mul
tipl
exer
BP=PoP1P2P3
Idea: If (P0 and P1 and P2 and P3 = 1)then Co3 = C0, else “kill” or “generate”.
![Page 21: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/21.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Manchester-Carry Implementation
P0
Ci,0
P1
G0
P2
G1
P3
G2
BP
G3
BP
Co,3
![Page 22: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/22.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry-Bypass Adder (cont.)
Setup
Carry
Propagation
Sum
Setup
Carry
Propagation
Sum
Setup
Carry
Propagation
Sum
Setup
Carry
Propagation
Sum
Bit 0-3 Bit 4-7 Bit 8-11 Bit 12-15
Ci,0
![Page 23: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/23.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry Ripple versus Carry Bypass
N
tp
ripple adder
bypass adder
4..8
![Page 24: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/24.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry-Select Adder
Setup
"0" Carry Propagation
"1" Carry Propagation
Multiplexer
Sum Generation
Co,k-1 Co,k+3
"0"
"1"
P,G
Carry Vector
![Page 25: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/25.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry Select Adder: Critical Path
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Bit 0-3 Bit 4-7 Bit 8-11 Bit 12-15
S0-3 S4-7 S8-11 S12-15
Co,15Co,11Co,7Co,3Ci,0
![Page 26: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/26.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Linear Carry Select
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Bit 0-3 Bit 4-7 Bit 8-11 Bit 12-15
S0-3 S4-7 S8-11 S12-15
Ci,0
(1)
(1)
(5)(6) (7) (8)
(9)
(10)
(5) (5) (5)(5)
![Page 27: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/27.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Square Root Carry Select
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Setup
"0" Carry
"1" Carry
Multiplexer
Sum Generation
"0"
"1"
Bit 0-1 Bit 2-4 Bit 5-8 Bit 9-13
S0-1 S2-4 S5-8 S9-13
Ci,0
(4) (5) (6) (7)
(1)
(1)
(3) (4) (5) (6)
Mux
Sum
S14-19
(7)
(8)
Bit 14-19
(9)
(3)
![Page 28: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/28.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Adder Delays - Comparison
0.0 20.0 40.0 60.0N
0.0
10.0
20.0
30.0
40.0
50.0
tp
ripple adder
linear select
square root select
![Page 29: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/29.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
LookAhead - Basic Idea
A0,B0 A1,B1 AN-1,BN-1...
Ci,0 P0 Ci ,1 P1Ci,N-1 PN-1
...
![Page 30: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/30.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Look-Ahead: Topology
VDD
P3
P2
P1
P0
G3
G2
G1
G0
Ci,0
Co,3
![Page 31: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/31.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Logarithmic Look-Ahead Adder
A7
F
A6A5A4A3A2A1
A0
A0
A1
A2
A3
A4
A5
A6
A7
F
tp log2(N)
tp N
![Page 32: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/32.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Brent-Kung Adder
(G0,P0)(G1,P1)
(G2,P2)
(G3,P3)
(G4,P4)
(G5,P5)
(G6,P6)
(G7,P7)
Co,0
Co,1Co,2
Co,3
Co,4
Co,5
Co,6
Co,7
tadd log2(N)
![Page 33: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/33.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Binary Multiplication
Z X·· Y Zk2k
k 0=
M N 1–+
= =
Xi2i
i 0=
M 1–
Yj2j
j 0=
N 1–
=
XiYj2i j+
j 0=
N 1–
i 0=
M 1–
=
X Xi2i
i 0=
M 1–
=
Y Yj2j
j 0=
N 1–
=
with
![Page 34: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/34.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Binary Multiplication
1 0 1 1
1 0 1 0 1 0
0 0 0 0 0 0
1 0 1 0 1 0
1 0 1 0 1 0
1 0 1 0 1 0
1 1 1 0 0 1 1 1 0
+
Partial Products
AND operation
![Page 35: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/35.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Array Multiplier
HA FA FA HA
FA FA FA HA
FA FA FA HA
X0X1X2X3 Y1
X0X1X2X3 Y2
X0X1X2X3 Y3
Z1
Z2
Z3Z4Z5Z6
Z0
Z7
![Page 36: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/36.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The MxN Array Multiplier— Critical Path
HA FA FA HA
HAFAFAFA
FAFA FA HA
Critical Path 1
Critical Path 2
Critical Path 1 & 2
![Page 37: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/37.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Carry-Save Multiplier
HA HA HA HA
FAFAFAHA
FAHA FA FA
FAHA FA HA
Vector Merging Adder
![Page 38: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/38.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Adder Cells in Array Multiplier
A
B
P
Ci
VDDA
A A
VDD
Ci
A
P
AB
VDD
VDD
Ci
Ci
Co
S
Ci
P
P
P
P
P
Identical Delays for Carry and Sum
![Page 39: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/39.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Multiplier Floorplan
SCSCSCSC
SCSCSCSC
SCSCSCSC
SC
SC
SC
SC
Z0
Z1
Z2
Z3Z4Z5Z6Z7
X0X1X2X3
Y1
Y2
Y3
Y0
Vector Merging Cell
HA Multiplier Cell
FA Multiplier Cell
X and Y signals are broadcastedthrough the complete array.( )
![Page 40: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/40.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Wallace-Tree Multiplier
FA
FA
FA
FA
y0 y1 y2
y3
y4
y5
S
Ci-1
Ci-1
Ci-1
Ci
Ci
Ci
FA
y0 y1 y2
FA
y3 y4 y5
FA
FA
CC S
Ci-1
Ci-1
Ci-1
Ci
Ci
Ci
![Page 41: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/41.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Multipliers —Summary
• Optimization Goals Different Vs Binary Adder
• Once Again: Identify Critical Path
• Other possible techniques
- Data encoding (Booth)- Pipelining
FIRST GLIMPSE AT SYSTEM LEVEL OPTIMIZATION
- Logarithmic versus Linear (Wallace Tree Mult)
![Page 42: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/42.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Binary Shifter
Ai
Ai-1
Bi
Bi-1
Right Leftnop
Bit-Slice i
...
![Page 43: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/43.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
The Barrel Shifter
Sh3Sh2Sh1Sh0
Sh3
Sh2
Sh1
A3
A2
A1
A0
B3
B2
B1
B0
: Control Wire
: Data Wire
Area Dominated by Wiring
![Page 44: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/44.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
4x4 barrel shifter
BufferSh3Sh2Sh1Sh0
A3
A2
A1
A0
Widthbarrel ~ 2 pm M
![Page 45: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/45.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Logarithmic Shifter
Sh1 Sh1 Sh2 Sh2 Sh4 Sh4
A3
A2
A1
A0
B1
B0
B2
B3
![Page 46: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/46.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
A3
A2
A1
A0
Out3
Out2
Out1
Out0
0-7 bit Logarithmic Shifter
![Page 47: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/47.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Design as a Trade-Off
0 10 20N
0.0
20.0
40.0
60.0
80.0
t p (
nse
c)
0 10 20N
0.0
0.2
0.4
Are
a (
mm
2)
look-ahead
select
bypass
manchester
mirrorstatic
manchester
look-ahead
select
static
mirrorbypass
![Page 48: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/48.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Layout Strategies for Bit-Sliced Datapaths
Well
ControlWires (M1)
Well
Wires(M1)
GND VDDGND
GND
VDD
GND
Approach I —
Signal and power lines parallel
Approach II —
Signal and power lines perpendicular
Sign
als
Wir
es (
M2)
Sig
nal
s W
ires
(M
2)
![Page 49: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/49.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Layout of Bit-sliced Datapaths
![Page 50: Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks](https://reader035.vdocuments.us/reader035/viewer/2022062320/56649d6b5503460f94a49adb/html5/thumbnails/50.jpg)
Digital Integrated Circuits © Prentice Hall 1995Arithmetic
Layout of Bit-sliced Datapaths
(a) Datapath without feedthroughs
and without pitch matching
(area = 4.2 mm2).
(b) Adding feedthroughs
(area = 3.2 mm2)
(c) Equalizing the cell height reduces
the area to 2.2 mm2.