digital circuits and systems (ece124) tutorial, final...

8
Digital Circuits and Systems (ECE124) Tutorial, Final Review, Winter 2011 Should you have any questions on this review, please contact Arash. [[email protected]] [Q1] For the following clocked sequential circuit with one input (X) and one output (Z): 1. Drive a state table and draw a state diagram for the circuit. 2. Redesign this circuit by replacing the Q1 flip-flop (i.e. the D flip-flop holding Q1 state) with a JK flip- flop, and the Q2 flip-flop with a T flip-flop. Only show the excitation equations (or state equations) for J1, K1, and T2. [Q2] For the table below describes a finite-state machine which has one input x and one output z: 1. Draw the state diagram of this machine. 2. Draw the implication chart and determine it is reducible or not? 3. Draw the merger diagram. 4. Identify the reduced set of states. 5. Make state assignments. 6. Implement circuit by D flip-flops. Present State Next State Output (z) x = 0 x = 1 x = 0 x = 1 A A E 1 0 B C F 0 0 C B H 0 1 D E F 0 0 E D A 0 1 F B F 1 1 G D H 0 1 H H G 1 0 [Q3] Consider the following state diagram for a circuit with one input X and one output Z. Analyze this state diagram and draw its circuit implementation using: 1. Synchronous JK flip-flop (state Q0) and T flip-flop (state Q1) and MUX-4x1 for Z 2. SR latches 3. Synchronous ROM

Upload: vucong

Post on 18-Aug-2018

238 views

Category:

Documents


1 download

TRANSCRIPT

Page 1: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

Digital Circuits and Systems (ECE124) Tutorial, Final Review, Winter 2011

Should you have any questions on this review, please contact Arash. [[email protected]]

[Q1] For the following clocked sequential circuit with one input (X) and one output (Z):

1. Drive a state table and draw a state diagram for the circuit. 2. Redesign this circuit by replacing the Q1 flip-flop (i.e. the D flip-flop holding Q1 state) with a JK flip-

flop, and the Q2 flip-flop with a T flip-flop. Only show the excitation equations (or state equations) for J1, K1, and T2.

[Q2] For the table below describes a finite-state machine which has one input x and one output z:

1. Draw the state diagram of this machine. 2. Draw the implication chart and determine it is reducible or not? 3. Draw the merger diagram. 4. Identify the reduced set of states. 5. Make state assignments. 6. Implement circuit by D flip-flops.

Present State Next State Output (z)

x = 0 x = 1 x = 0 x = 1 A A E 1 0 B C F 0 0 C B H 0 1 D E F 0 0 E D A 0 1 F B F 1 1 G D H 0 1 H H G 1 0

[Q3] Consider the following state diagram for a circuit with one input X and one output Z. Analyze this state diagram and draw its circuit implementation using:

1. Synchronous JK flip-flop (state Q0) and T flip-flop (state Q1) and MUX-4x1 for Z 2. SR latches 3. Synchronous ROM

Page 2: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

Digital Circuits and Systems (ECE124) Tutorial, Final Review, Winter 2011

Should you have any questions on this review, please contact Arash. [[email protected]]

[Q4] Draw a logic diagram for non-overlapped ‘101’ detector (Moore machine) with D-type flip-flops. [Q5] Given a 32x8 ROM chip with an enable input, show the block level required connections to construct a 128x8 ROM with 4 ROM chips and a decoder. How many data and address lines these ROMs have? [Q6] Implement the circuit defined by equation F(a,b,c,d) = ∑ m(0,5,6,7,11) using:

1. 4-to-1 multiplexers and logic gates. 2. 2-to-4 decoders with non-inverted outputs and logic gates. 3. Programmable Logic Array (PLA) along with inverters at the outputs.

[Q7] Use a 3-bit binary counter with active-high load (L) and Increment (I) control inputs (load has higher priority than increment) and implement a circuit (draw) to generate and repeat the following sequence at the output of the counter. Initial counter value is “000”. Check that you have implemented a self-correcting logic.

··· → 000 → 001 → 010 → 101 → 110 → 111 → 000 → ··· [Q8] Design a digital circuit that takes two 4-bit numbers A and B as input and generates output Z as follows:

• If A and B are odd numbers then Z=A-B • If A and B are even numbers then Z=B-A • If A is an even number and B is an odd number then Z=A+B • If A is an odd number and B is an even number then Z=A-B-1

Assume that you have access to as many as you need of AND, OR, INV, XOR gates and FULL-ADDER, DECODER and MULTIPLEXER of any size. [Q9] For the following programmed Programmable Array Logic (PAL) and Programmable Logic Array (PLA), find the function expressions for all outputs and draw the Karnaugh-Maps for functions "w" and "F".

[Q10] Two n-bit binary numbers x and y - stored in shift registers - are to be compared in an iterative mode. Implement the logic using NAND gates and one D-type flip-flop. The circuit output is 1 if x>y, otherwise 0 if x<=y.

Page 3: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

t)

0/0 010

Xs)

X Xs

q)

X @t X

X X X

X' x X x X

x X 69, X @ X

@ X X X X X x

s)

C

F

tr

H

B

D

GFDBA C

{ {o,h} -+ e.

, {a,d} * b

"trt nSj+ c,{+3 + {

6)s)

{x

t

J

!flo9r

{r,4{a,al

fl

,t\d,={

{oro?

dr=#F]xhfli+ mqr+uq,' .-:rr:J

1a

/\t

Bt/t/:r

7.lwffiID\t{

E

Ps1,Qa

ns qfq[ z,

rX=@ il=l bQ d=l

,a& &ls otc , 0

^rbsc *f @ 0

atC ffib ,r& @ I

It d wb ,,J I I

0o ot 1-*da

I

a a a f[]

'J,,fi.'i:

-i:r0

w01 il t0

0

I

n 6 w @

{t,i @ fl. f}dt= do= |i#rxft,

Page 4: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

s)%_ (t

hr )EJE

-c, \ -):r]* ld Be -rl IT

N )gs

$(j \-

d. /*

;)"

,)t

ED\uo)oiE /ss/

('iX

c\'Nl

o"

s*t\

@I Rsss.ci!_

-$ u; lo--Rvis^*\*-. / N

-GF

elc>OaSDq)-o o c

,tstlt''a i,v

=]1i

:$+

*J}F

lr)x*w

t"atatl

tar'

ilrl

--if,

s\p

$<alr

jo-

I,J

lir\

l*J*

-Ooglog>CIo

>qx s X x aS- X X A S X X

sss

sQl&As c>S\- x s XX

-Gog ?? 33so - .>g

zJAn\)

>)

/_='Q$lo

7qslt

:i3>r.

FJXUJ(^l

c7\-l-)rl il

^.h\ -*Sn

'-=s -ats+stv.\NR

L-,-J \---)

><s E)xx-s$*sXSssX

F/-LxF

sF

s-.a'b

iSs''*[:s*

s

f= (S

b

I

ix X

i>< XL-J s

oX X

b

s

s s)

s l1X t5J

b

s eos ll'r _v-i

L"-j

s€ a vs

s

l\

as $

s s

af -l s s:C}'

a

I

I

o

irlxl a!_i a

X X ss(>

=s

X si -i I

i* !

--J

\}a

s X sss5

s

s a

1-ri:\\.:>,

ls.'\>J

LIJ

XX&Ss x)<xss-s><.

Page 5: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

\ft; w

clfie rx qfqf00@00[0t 00t I

t 6ot@t110ltl

@0@{t@@t&&ll0@

0tq;

0@000I

CI

0

q:

Wtq

Iflf = ^/qt'q

z +x Qtg s / /=1,12$:oc

0o 0t ll to

a

t

@o i-i_j" 05 @q

r1wr 03 CI+ jls

taatCI0 it

a

I

aB 02 0b̂ oq

{-tr {3 {4

,1r

Page 6: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

Fturbril*[nt @,,o,vr)

i:'Y'*trb at

ah'laab ll

= ar*cd'+ a'hc,rJ +abcd'+ abd a'ab/cd

o'C

e ,J'r ;rJt+ ,:J

rffi,?rq

\-

s@aoa0

000ttatt

00atIOrt

IOl0lar0frllllll

ffi

@t

t0

lt

me.tb{ccJdt

Page 7: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

-J- "lurc'IlC,n

Z

^+fiBlnE0R-$0R.-Sl

W\- i'/?;

lfl2

fllg

o/gr.-\-\

a00ll0il

B-nn.$fr*B-lA-B

lt^l! {1d,ly irp,,L;r-----.

T6 lB C,n

Cn = fflyfrn3

eg:ffig

% : alL+(nSI'{+ 4 i.:uL

&r^5

CaftTg

w00t\ ot

wtarn3 rt

I a a'8/+fr18 +nc?LA { ,= a6,+aBL?Bb+ft18c'

)

(n= ntT'+BC44c'

tfl - frre,+ fr'6L

Q-=fl+K

! = nIB r6+e

(

{t(

?ftL

t6h PS,Ns\-/ Jr4,qo =!.*_I d000a0l0wt0llt8lll

@t@tIX@t@f6l

qN 6 ll l@

&

I

I= t" a I l' oud " lab" {o, Sql{*correJabla

$, rl 16

&

I

0 b m Tm a @ @

L=g'z1r

Couffer

thec|r<, *rtfas undlions

Page 8: Digital Circuits and Systems (ECE124) Tutorial, Final ...pami.uwaterloo.ca/~basir/ECE124/review2011.pdf · Digital Circuits and Systems (ECE124) Tutorial, ... and T flip-flop (state

7"= Kqt 9,%ffi

t= aq,'q;

a0a00tsl00[lIM,tgltwtll

ag)]@0&ab

@@qlw06t

RCI'{ r?,Ykff

@R sI o9-Hra0

q J-"Y+irJ,,Ja

ENft

f{{UI59xt

D

(AE

*k.1 A5

r6t; I ou o

w{"

$ca'l)

R

s\-s

Jn fut

aixg;=0lA

r J r lrgj"{--I.-, i..^. i^.*li { -,,E"ffi Y,'l f: {d {q"'

,t;-.'. \r*r q_. ri

(@ 00Sr @ @t

'A;N;*aA ,,r,

IXX

50

b5o

&51

,:t' /e r'= Sttxi1,l + ai