design of low voltage low power neuromorphic systems
DESCRIPTION
In this the need.requirements and method on how to design the low voltage low power circuits is envisaged for the neuromorphic systems. Multiplier and activation functions has been deisgned in the subthresold MOS requiring very less power and voltage in 180nm process technology using CADENCE tools like virtuoso. For any help pleaase contact me on 9637228663or on email:[email protected] skype:muffassirTRANSCRIPT
![Page 1: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/1.jpg)
Design of Low Voltage Low Power Neuromorphic Circuits using
Cadence Tools
© Syed Muffassir M.S.Ali 1
Dept. of Electronics and Telecommunication EngineeringShri Guru Gobind Singhji Institute of Engineering and Technology, Nanded, India.
![Page 2: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/2.jpg)
Introduction to Neuromorphic Engg
Low Voltage Low Power Design
Translinear Circuits Design
Neuron Circuit Design
© Syed Muffassir M.S.Ali 2
Neuron Circuit Design
WTA Design
Conclusion
References
22-07-2012
![Page 3: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/3.jpg)
Neuromorphic EngineeringNeuromorphic EngineeringNeuromorphic EngineeringNeuromorphic EngineeringBrian-like computing on silicon
© Syed Muffassir M.S.Ali 3
![Page 4: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/4.jpg)
� What is Neuromorphic Circuit Design?An interdisciplinary approach to the design of informationsystems.
� What it is?“As engineers, we would be foolish
© Syed Muffassir M.S.Ali 4
to ignore the lessons of a billion
years of evolution.” C. Mead(1993)
22-07-2012
![Page 5: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/5.jpg)
© Syed Muffassir M.S.Ali 5
22-07-2012
![Page 6: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/6.jpg)
© Syed Muffassir M.S.Ali 6
22-07-2012
![Page 7: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/7.jpg)
© Syed Muffassir M.S.Ali 7
22-07-2012
![Page 8: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/8.jpg)
Exploit the physics of silicon to reproduce the bio-physics of neural systems.
�Drift and diffusion equations form a built-in Barrier . (Vbi versus Nernst Potential)�Exponential distribution of particles.(Ions in biology and electrons/holes in silicon)
© Syed Muffassir M.S.Ali 8
22-07-2012
(Ions in biology and electrons/holes in silicon)
Both biological channels and transistors have a gating mechanism that modulates a channel.
![Page 9: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/9.jpg)
© Syed Muffassir M.S.Ali 9
22-07-2012
![Page 10: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/10.jpg)
�Massive Parallel Sytems: Huge number of elements that are highly interconnected and works in parallel.
�Collective Computation: Information is distributed over the whole neural system in the processing elements, performing together the computation required.
© Syed Muffassir M.S.Ali 10
required.
�Adaptation: Adapt itself to the processing according the evolution of stimulus.
�Exploitation of all Properties of Structures : Low power consumption, small area, and they do not need large S/N ratio or precision to accomplish the neural information processing.
22-07-2012
![Page 11: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/11.jpg)
LV /LP DESIGNLV /LP DESIGNLV /LP DESIGNLV /LP DESIGN
© Syed Muffassir M.S.Ali 11
22-07-2012
![Page 12: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/12.jpg)
� Why Low Voltage?
� Why Low Power?
© Syed Muffassir M.S.Ali 12
� Why CMOS?
� Why Analog?
22-07-2012
![Page 13: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/13.jpg)
� Techniques for Voltage Reduction….
1. Circuits with rail-to-rail operating range.
© Syed Muffassir M.S.Ali 13
22-07-2012
2. Technique of cascading stages, instead of a single cascodestage.
3. Supply multipliers.
4. Nonlinear processing of the signals.
![Page 14: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/14.jpg)
� Techniques for Current Reduction….
1. Adaptive Biasing
© Syed Muffassir M.S.Ali 14
22-07-2012
2. Subthreshold Biasing
![Page 15: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/15.jpg)
© Syed Muffassir M.S.Ali 15
22-07-2012
![Page 16: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/16.jpg)
© Syed Muffassir M.S.Ali 16
22-07-2012
![Page 17: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/17.jpg)
TranslinearTranslinearTranslinearTranslinear Circuits DesignCircuits DesignCircuits DesignCircuits Design
© Syed Muffassir M.S.Ali 17
![Page 18: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/18.jpg)
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
© Syed Muffassir M.S.Ali 18
22-07-2012
![Page 19: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/19.jpg)
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
The word translinear refers to the exponential I/V characteristics of the BJT trans linear
© Syed Muffassir M.S.Ali 19
22-07-2012
– its transconductance is linear in its collector current.
![Page 20: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/20.jpg)
In 1975, Barrie Gilbert coined the term translinear to describe a class of circuits whose large-signal behavior hinges both on the precise exponential I/V relationship of the bipolar transistor and on the intimate thermal contact and close matching of monolithically integrated devices.
The word translinear refers to the exponential I/V characteristics of the BJT trans linear
© Syed Muffassir M.S.Ali 20
22-07-2012
– its transconductance is linear in its collector current.
Gilbert also meant the word translinear to refer to circuit analysis and design principles that bridge the gap between familiar territory of linear circuits and the uncharted domain of nonlinear circuits.
![Page 21: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/21.jpg)
Consider a closed loop of base-emitter junctions of four closely matched npnbipolar transistors biased in the forward-active region and operating at the same temperature. Kirchhoff’s voltage law (KVL) implies that
© Syed Muffassir M.S.Ali 21
22-07-2012
This result is a particular case of Gilberts translinear principle. The product of clockwise currents is equal to the product of the counterclockwise currents.
![Page 22: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/22.jpg)
© Syed Muffassir M.S.Ali 22
22-07-2012
(a)Stacked Loop (b) Alternating Loop
![Page 23: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/23.jpg)
Neuron Circuit DesignNeuron Circuit DesignNeuron Circuit DesignNeuron Circuit Design
© Syed Muffassir M.S.Ali 23
![Page 24: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/24.jpg)
A Neuron is an electrically excitable cell that processes and transmits information by electrical and chemical signalling.
© Syed Muffassir M.S.Ali 24
22-07-2012
� Soma�Dendrites�Axon
![Page 25: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/25.jpg)
© Syed Muffassir M.S.Ali 25
22-07-2012
![Page 26: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/26.jpg)
© Syed Muffassir M.S.Ali 26
22-07-2012
(a)The Neuron Model (b)The Neuron Circuit
![Page 27: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/27.jpg)
�Differentially Coding the Information:Low noise and low interference.
�Current Mode of Operation: (a) Highly roboust.
(b) Wide dynamic range.
(c) easy implementation of sums .
© Syed Muffassir M.S.Ali 27
22-07-2012
(c) easy implementation of sums .
�Weak Inversion Region of Operation of Transistors:LV / LP operation.
� Translinear Circuits: Versatile and efficient.
![Page 28: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/28.jpg)
© Syed Muffassir M.S.Ali 28
22-07-2012
where
![Page 29: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/29.jpg)
© Syed Muffassir M.S.Ali 29
22-07-2012
![Page 30: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/30.jpg)
The inputs are:
© Syed Muffassir M.S.Ali 30
22-07-2012
![Page 31: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/31.jpg)
© Syed Muffassir M.S.Ali 31
22-07-2012
![Page 32: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/32.jpg)
© Syed Muffassir M.S.Ali 32
22-07-2012
![Page 33: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/33.jpg)
© Syed Muffassir M.S.Ali 33
22-07-2012
![Page 34: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/34.jpg)
© Syed Muffassir M.S.Ali 34
22-07-2012
![Page 35: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/35.jpg)
Parameter Value
Power 0.58nW
Voltage 0.7V
© Syed Muffassir M.S.Ali 35
22-07-2012
THD 3.563%
W/L {M1-M12} 32.4u/0.18u
W/L{Mp1-Mp2} 1u/12u
Technology 180nm
![Page 36: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/36.jpg)
[15] [16] [17] [18] ThisCircuit
Process 0.35 2 0.35 0.35 180
Supply Voltage(V) 3V 1.5V 1.5V 2V 0.7V
mµ mµ mµ mµ nm
© Syed Muffassir M.S.Ali 36
22-07-2012
Supply Voltage(V) 3V 1.5V 1.5V 2V 0.7V
Power Consumed NA 3.1 6.7 5.5 0.58Wµ Wµ Wµ nW
![Page 37: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/37.jpg)
© Syed Muffassir M.S.Ali 37
22-07-2012
![Page 38: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/38.jpg)
© Syed Muffassir M.S.Ali 38
22-07-2012
![Page 39: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/39.jpg)
Winner Take all Circuit Winner Take all Circuit Winner Take all Circuit Winner Take all Circuit
DesignDesignDesignDesign
© Syed Muffassir M.S.Ali 39
![Page 40: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/40.jpg)
© Syed Muffassir M.S.Ali 40
22-07-2012
![Page 41: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/41.jpg)
© Syed Muffassir M.S.Ali 41
22-07-2012
![Page 42: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/42.jpg)
© Syed Muffassir M.S.Ali 42
22-07-2012
![Page 43: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/43.jpg)
© Syed Muffassir M.S.Ali 43
22-07-2012
![Page 44: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/44.jpg)
Transient analysis for the sinusoidal input currents of 20nA peak-peak at the frequencies of 1MHz, 2MHz and 5MHz for Iin1, Iin2 and Iin3 is shown. Since the circuit is Winner Take
© Syed Muffassir M.S.Ali 44
22-07-2012
Iin3 is shown. Since the circuit is Winner Take All, as expected the output currentfollows the envelope of the input currents.
![Page 45: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/45.jpg)
© Syed Muffassir M.S.Ali 45
22-07-2012
![Page 46: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/46.jpg)
© Syed Muffassir M.S.Ali 46
22-07-2012
![Page 47: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/47.jpg)
Conclusions and Future!Conclusions and Future!Conclusions and Future!Conclusions and Future!
© Syed Muffassir M.S.Ali 47
![Page 48: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/48.jpg)
Neuromorphic Engineering is relatively young field. However, it is already producing some very popular products.
Using these circuits one can realize
© Syed Muffassir M.S.Ali 48
Using these circuits one can realize Neuromorphs which will learn on their own with few thousand neurons easily and efficiently.
22-07-2012
![Page 49: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/49.jpg)
Successfully simulated the neuroncircuit and winner take all circuit which are the building blocks of any neuromorphic systems. The voltage supply for the circuits used is 0.7 V and the power consumption is very low compared
© Syed Muffassir M.S.Ali 49
22-07-2012
the circuits used is 0.7 V and the power consumption is very low compared to the results found in literature for respective circuits in the 180nm process
technology paving the way for the efficient realization of the NEUROMOPHS.
![Page 50: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/50.jpg)
ReferencesReferencesReferencesReferences
© Syed Muffassir M.S.Ali 50
![Page 51: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/51.jpg)
1. C. Mead, Analog VLSI and Neural Systems. Reading,MA: Addison-Wesley Publishing Company, 1989.
2. J. W. Nauta and M. Feirtag, “The organization of the Brain,” Scientific American, 1979.
3. W. S. McCulloch and W. H. Pitts, “A Logical Calculus of the Ideas Imminent in Nervous Activity,” Bull.Math.Biophy, vol. 5, pp. 113–133, 1943.
4. E. C. Mead, M. Ismail, Analog VLSI Implementation of Neural Systems.Boston,MA: KluwerAcademic Publishers, 1989.
5. E. A. Vittoz, “Analog VLSI Signal Processing: Why,Where, and How?,” Journal of VLSI Signal Processing, vol. 8, pp. 27–44, 1994.
6. B.Gilbert, “TranslinearCircuits: A Proposed Classification,” Electronics Letters, vol. 11, no. 1, pp.
© Syed Muffassir M.S.Ali 51
22-07-2012
6. B.Gilbert, “TranslinearCircuits: A Proposed Classification,” Electronics Letters, vol. 11, no. 1, pp. 14–16, 1975.
7. D. M.Binkley, Tradeoffs and Optimization in Analog CMOS Design. The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England: John Wiley & Sons Ltd, 2008.
8. B. Sekerkiran and U. Cilingiroglu, “Improving the Resolution of Lazzaro Winner-Take-All Circuit,” International Conference on Neural Networks, vol. 2, pp. 1005–1008, 1997.
9. S. Hemati and A. H. Banihashemi, “A Current Mode Maximum Winner-Take- All Circuit with Low Voltage Requirement for Min-Sum Analog Iterative De Decoders,” Proceedings of the 2003 10th IEEE International Conference on Electronics Circuits and Systems, 2003. ICECS 2003, vol. 1, pp. 4–7, 2003.
![Page 52: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/52.jpg)
10. M. Rahman, K. Baishnab, and F. Talukdar, “A Novel High Precision Low Power Current Mode CMOS Winner-Take-All Circuit,” Int.J.Engineering Science and Technology, vol. 2, no. 5, pp. 1384–1390, 2010.
11. J. A. Startzyk and X. Fang, “CMOS Current-Mode Winner-Take-All Circuit with both Excitatory and Inhibitory Feedback,” Electronic Letters, vol. 29,no. 10, pp. 908–910, 1993.
12. A. Fish, V. Milrud, and O. Yadid-Pechit, “High Speed and High Precision Current Winner-Take All Circuit,” IEEE transactions on Circuits and Systems-II,vol. 52, no. 3, pp. 131–135, 2005.
13. D.Moro-Frias, M.T.Sanz-Pascual, and c.A.de la Cruz Blas, “A Novel Current Mode Winner-Take-All Topology,” European Conference on Circuit Theory and Design(ECCTD), no. 20, pp. 134–137, 2011.
14. Z. S. Gnayand E. S. Sinencio, “CMOS Winner-Take-All Circtuis: A Detail Comparison,”
© Syed Muffassir M.S.Ali 52
22-07-2012
14. Z. S. Gnayand E. S. Sinencio, “CMOS Winner-Take-All Circtuis: A Detail Comparison,” Proceedings of 1997 IEEE International Symposium on Circuits and Systems ISCAS ’97, vol. 1, pp. 41–44, 1997.
15. Cyril Prasanna Raj P, S.L. Pinjare, “Design and Analog VLSI Implementation of Neural Network” EJSR.Vol.27 No.2 (2009), p.199-216.
16. S. Liu, C. Chang, “CMOS subthreshold four quadrant multiplier based on unbalanced source coupled pairs” Int .J. Electronics, vol.78,No.2, pp 327-332,Feb.1995.
17. W. Liu, S. Liu, “Design of a CMOS low-power and low-voltage four-quadrant analog multiplier” AICSP, pp.307-312, Sept. 2009.
18. M. Gravati, M. Valle, G. Ferri, N. Guerrini, L. Reyes , “A Novel Current-Mode Very Low Power Analog CMOS Four QuadrantMultiplier”, Proc. ESSCIRC,Grenoble,France,2005.
![Page 53: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/53.jpg)
© Syed Muffassir M.S.Ali 53
22-07-2012
![Page 54: Design of Low Voltage Low Power Neuromorphic Systems](https://reader033.vdocuments.us/reader033/viewer/2022050815/544ccbbab1af9f8d5d8b4a86/html5/thumbnails/54.jpg)
© Syed Muffassir M.S.Ali 54
Syed Muffassir M. S. Ali*, Dr. S. S. Gajre’Shri Guru Gobind Singhji Institute of Engineering and Technology, Nanded
*[email protected], ‘ [email protected]*+91-9637228663
22-07-2012