defect modeling of cnt interconnects for system-in-package...

27
6/22/2007 1 Defect Modeling of CNT Interconnects for System-in-Package Application Prof. Bruce Kim Department of Electrical and Computer Engineering University of Alabama USA

Upload: others

Post on 12-Sep-2020

4 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20071

Defect Modeling of CNT Interconnects for System-in-Package Application

Prof. Bruce KimDepartment of Electrical and Computer Engineering

University of Alabama

USA

Page 2: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20072

Outline

� Properties of carbon nanotubes (CNT)� Predicting the performance of CNT

interconnect� Circuit model of CNT interconnect.

� Fault Model of CNT interconnect.

� Fabrication of Bundle CNT-interconnect.

� Conclusion.

Page 3: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20073

Interconnect and Technology scaling

� On chip communication is a bottleneck. � Copper interconnect currently plagued by delay, noise, and

reliability problems� Electromigration also decreases reliability.

� Problem aggravated by interconnect scaling� Smaller wire dimensions� Process variations becoming an important reliability concern

Page 4: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20074

Resistivity changes in copper wire with Technology

� Resistivity of copper

interconnect increases as

cross-sectional dimensionsdecreases( Dimensions on

the order of mean free path

of electrons).

� Radical alternative

technology is required� ITRS 2006.

Page 5: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20075

Carbon Nanotubes for On-chip Interconnects.

� Carbon nanotubes have been proposed as a possiblereplacement for on-chipinterconnect.1. Large current density.2. Relatively low resistivity.3. Small dimensionality

Page 6: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20076

Types of Carbon Nanotube

� Single-walled carbon nanotubes (SWCNTs).1. Rolled single sheet of graphene.

2. Typical diameter: 0.4 nm to 4.0 nm.

� Multi-walled carbon nanotubes (MWCNTs).1. Nested SWCNTs.2. Distance between layers: 0.34 nm.3. Typical diameter: up to 100 nm.

Page 7: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20077

Single Walled CNT: Electrical Properties.

� SWCNTs exhibit either metallic or semiconducting behavior.

– Chirality dependent.

– 1/3 of possible SWCNT is Metallic.

� Strong carbon-carbon bonds allow large current densities ~ 109 A/cm2 .

Page 8: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20078

Carbon nanotube Bundles

� Bundles of Carbon nanotubes have been proposed for interconnect applications.

� Why Bundles?– High Current carrying capabilites

– Reduced resistance ( Single SWCNT has effective resistance of ~6.5K).

� Bundles of SWCNT have reduced resistance and effective inductance.

Page 9: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/20079

System in Package

Page 10: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200710

SiP Integration Levels

Page 11: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200711

Circuit model of SWCNT

� Equivalent circuit model for SWCNT bundles1. Based on model for a single SWCNT from Burke [4].2. Captures experimentally verified resistance as well as

theoretically predicted capacitive and inductive effects.

/ 2CNTR / 2CNTR

ECEC

4 QC 4 QC

/ 4M KL L+ / 4M KL L+

Page 12: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200712

Electrostatic Capacitance

� To date, there is no accurate model to describe the electrostatic capacitive and inductive coupling between different CNT-bundles.

� The electrostatic capacitive and inductive couplings between CNT-bundles are strongly dependent on geometry, placement and distance of separation between individual CNT-bundle. They are also affected by permittivity and permeability of materials in different layers of SiP substrate in which these bundles are placed.

� Three Different models for determining Electrostatic capacitance between CNT-bundles.

Page 13: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200713

PROPOSED CNT BUNDLE MODEL

183

2

5

4

76

G r o u n d

E LCE RC

E MCE MC

E GC

R i g h t C N T -

b u n d l e

L e f t C N T -b u n d l e

F i g . 1 : T h r e e C N T b u n d l e s i n p a r a l l e l w i t h g r o u n d p l a n e ( g e o m e t r y I ) .

Page 14: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200714

EDC

EDCEDC

EDC

Stacked CNT Bundle Model

Page 15: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200715

Power Plane CNT-Bundle Model

ELCERC

EMCEMC

EMCEMC

Page 16: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200716

Defects in CNT-bundle Interconnect

� CNT-bundle interconnects in nano scale SiP design is affected by various parametric variations, manufacturing defects and process variations .

� Types of Defects

� Short Defects.� Open Defects.

Page 17: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200717

Shorts Defect Model

� A short defect is a connection between the two CNT-bundles that are merged and it forms a single bundle at a defective point.

Page 18: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200718

OPEN DEFECTS

� An open defect is a break in the connection in the CNT-bundle. Two major types of open defects that are important from nano interconnects point of view are

– Complete Open– Partial Open

Page 19: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200719

Physical Open Defects

Page 20: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200720

OPEN DEFECT MODEL

Page 21: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200721

Latency variation in CNT-bundles

# CNT BUNDLE

Page 22: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200722

variation of effective resistance

Page 23: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200723

Effective inductance

Page 24: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200724

Effective Capacitance

Page 25: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200725

CONCLUSIONS

� We proposed three different CNT-bundle architectures for nano scale interconnect applications in system-in-package.

� We compared the latency of the three architectures.

� We provided defect models of the CNT interconnects for open and shorts defects.

� Increase in resistance and inductance as the defect sizes increases whereas the effective capacitance decreases.

Page 26: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200726

REFERENCES

� [1] S. Iijima, “Helical Microtubules of Graphitic Carbon,” Nature, Vol. 354, pp. 56-58, 1991.

� [2] K. Banerjee, “Are Carbon Nanotube the future of VLSI interconnects?”Design Automation Conference, 2006 43rd ACM/IEEE 24-28 July 2006 Page(s):809 – 814.

� [3] N. Srivastava, R.V. Joshi and K. Banerjee, “Carbon Nanotube Interconnects: Implications for Performance, Power Dissipation and Thermal Management,”IEDM, 2005, pp. 257-260.

� [4] Burke, P.J. “An RF circuit model for carbon nanotubes,” Nanotechnology, IEEE Transactions, Volume 2, Issue 1, March 2003, Page(s):55 – 58.

� [5] International Technology Roadmap for Semiconductors, 2006.� [6] Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel

“Comparison of open and resistive open defect test conditions in address decoders,” Proceedings of the 12th Asian Test Symposium (ATS’03).

Page 27: Defect Modeling of CNT Interconnects for System-in-Package …soc.yonsei.ac.kr/TEST/papers/8th/[E-2].pdf · 2017. 3. 6. · System in Package. 10 6/22/2007 SiP Integration Levels

6/22/200727

Acknowledgement

•National Science Foundation