combinational logic
DESCRIPTION
Combinational Logic. Outline. 4.1 Introduction 4.2 Combinational Circuits 4.3 Analysis Procedure 4.4 Design Procedure 4.5 Binary Adder- Subtractor 4.6 Decimal Adder 4.7 Binary Multiplier 4.9 Decoders 4.10 Encoder 4.11 Multiplexers. Introduction. Combinational Circuits. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/1.jpg)
Combinational Logic
![Page 2: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/2.jpg)
Outline•4.1 Introduction•4.2 Combinational Circuits•4.3 Analysis Procedure •4.4 Design Procedure•4.5 Binary Adder- Subtractor•4.6 Decimal Adder•4.7 Binary Multiplier•4.9 Decoders•4.10 Encoder•4.11 Multiplexers
![Page 3: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/3.jpg)
Introduction
![Page 4: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/4.jpg)
Combinational Circuits
![Page 5: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/5.jpg)
Analysis Procedure
![Page 6: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/6.jpg)
Analysis Procedure Example
![Page 7: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/7.jpg)
Analysis Procedure Example
![Page 8: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/8.jpg)
Truth Table
![Page 9: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/9.jpg)
Design Procedure
![Page 10: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/10.jpg)
Design Method and Constraint
![Page 11: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/11.jpg)
BCD To Excess-3 Code Conversion
![Page 12: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/12.jpg)
BCD To Excess-3 Code Conversion
![Page 13: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/13.jpg)
BCD To Excess-3 Code Conversion
![Page 14: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/14.jpg)
Logic diagram for BCD-to-excess-3 Converter
![Page 15: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/15.jpg)
1-Bit Half Adder
![Page 16: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/16.jpg)
Implementation of Half Adder
![Page 17: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/17.jpg)
1 -Bit Full Adder
![Page 18: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/18.jpg)
Implementation of full adder in sum-of-products form
![Page 19: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/19.jpg)
Implementation of Full Adder With Two Half Adders and an OR gate
![Page 20: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/20.jpg)
4 -Bit Full Adder
![Page 21: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/21.jpg)
Carry Lookahead Adder (1/7)
![Page 22: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/22.jpg)
Carry Lookahead Adder (2/7)
![Page 23: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/23.jpg)
Carry Lookahead Adder (3/7)
![Page 24: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/24.jpg)
Carry Lookahead Adder (4/7)
![Page 25: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/25.jpg)
Carry Lookahead Adder (5/7)
![Page 26: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/26.jpg)
4-Bit Adder/Subtractor
![Page 27: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/27.jpg)
Overflow Discussion
![Page 28: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/28.jpg)
BCD Adder
![Page 29: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/29.jpg)
Truth Table of BCD Adder
![Page 30: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/30.jpg)
Logic Diagram of BCD Adder
![Page 31: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/31.jpg)
Binary Multiplier
![Page 32: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/32.jpg)
Bit by 3-Bit Binary Multiplier
![Page 33: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/33.jpg)
Decoder
![Page 34: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/34.jpg)
Three-to-Eight Line Decoder
![Page 35: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/35.jpg)
Demultiplexer
![Page 36: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/36.jpg)
Decoder Examples
D0 = m0 = A2’A1’A0’
D1= m1 = A2’A1’A0
…etc
3-to-8-Line Decoder: example: Binary-to-octal conversion.
![Page 37: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/37.jpg)
![Page 38: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/38.jpg)
Implementation
![Page 39: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/39.jpg)
Encoder
1 3 5 7
2 3 6 7
4 5 6 7
z D D D Dy D D D Dx D D D D
=
==
+ + +
+ + ++ + +
The encoder can be implementedwith three OR gates.
![Page 40: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/40.jpg)
Encoder
![Page 41: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/41.jpg)
Priority Encoder
![Page 42: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/42.jpg)
Priority Encoder
![Page 43: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/43.jpg)
Priority Encoder
![Page 44: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/44.jpg)
4-11 Multiplexers
![Page 45: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/45.jpg)
4-to-1-line multiplexer
![Page 46: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/46.jpg)
Quadruple two-to-one-line multiplexer
![Page 47: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/47.jpg)
Boolean function implementation
![Page 48: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/48.jpg)
![Page 49: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/49.jpg)
![Page 50: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/50.jpg)
Three-State Gate
![Page 51: Combinational Logic](https://reader035.vdocuments.us/reader035/viewer/2022062501/5681613e550346895dd0a69c/html5/thumbnails/51.jpg)
Four-to-One-Line Multiplexer