cmos fabrication details cmos transistors are fabricated on silicon wafer lithography process...
TRANSCRIPT
![Page 1: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/1.jpg)
CMOS Fabrication Details
• CMOS transistors are fabricated on silicon wafer
• Lithography process similar to printing press
• On each step, different materials are deposited or etched
• Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process
![Page 2: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/2.jpg)
Inverter Cross-section
• Typically use p-type substrate for nMOS transistors
• Requires n-well for body of pMOS transistors
n+
p substrate
p+
n well
A
YGND VDD
n+ p+
SiO2
n+ diffusion
p+ diffusion
polysilicon
metal1
nMOS transistor pMOS transistor
![Page 3: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/3.jpg)
• Substrate must be tied to GND and n-well to VDD
• Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
• Use heavily doped well and substrate contacts / taps
n+
p substrate
p+
n well
A
YGND VDD
n+p+
substrate tap well tap
n+ p+
Well and Substrate Taps
![Page 4: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/4.jpg)
Inverter Mask Set
• Transistors and wires are defined by masks
• Cross-section taken along dashed line
GND VDD
Y
A
substrate tap well tapnMOS transistor pMOS transistor
![Page 5: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/5.jpg)
Detailed Mask Views
• Six masks– n-well– Polysilicon– n+ diffusion– p+ diffusion– Contact– Metal
Metal
Polysilicon
Contact
n+ Diffusion
p+ Diffusion
n well
![Page 6: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/6.jpg)
Fabrication Steps
• Start with blank wafer• Build inverter from the bottom up• First step will be to form the n-well
– Cover wafer with protective layer of SiO2 (oxide)
– Remove layer where n-well should be built– Implant or diffuse n dopants into exposed wafer
– Strip off SiO2
p substrate
![Page 7: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/7.jpg)
Oxidation
• Grow SiO2 on top of Si wafer
– 900 – 1200 C with H2O or O2 in oxidation furnace
p substrate
SiO2
![Page 8: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/8.jpg)
Photoresist
• Spin on photoresist– Photoresist is a light-sensitive organic polymer– Softens where exposed to light
p substrate
SiO2
Photoresist
![Page 9: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/9.jpg)
Lithography
• Expose photoresist through n-well mask
• Strip off exposed photoresist
p substrate
SiO2
Photoresist
![Page 10: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/10.jpg)
Etch
• Etch oxide with hydrofluoric acid (HF)– Seeps through skin and eats bone; nasty stuff!!!
• Only attacks oxide where resist has been exposed
p substrate
SiO2
Photoresist
![Page 11: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/11.jpg)
Strip Photoresist
• Strip off remaining photoresist– Use mixture of acids called piranah etch
• Necessary so resist doesn’t melt in next step
p substrate
SiO2
![Page 12: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/12.jpg)
n-well
• n-well is formed with diffusion or ion implantation
• Diffusion
– Place wafer in furnace with arsenic gas
– Heat until As atoms diffuse into exposed Si
• Ion Implanatation
– Blast wafer with beam of As ions
– Ions blocked by SiO2, only enter exposed Si
n well
SiO2
![Page 13: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/13.jpg)
Strip Oxide
• Strip off the remaining oxide using HF
• Back to bare wafer with n-well
• Subsequent steps involve similar series of steps
p substraten well
![Page 14: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/14.jpg)
Polysilicon
• Deposit very thin layer of gate oxide
– < 20 Å (6-7 atomic layers)
• Chemical Vapor Deposition (CVD) of silicon layer
– Place wafer in furnace with Silane gas (SiH4)
– Forms many small crystals called polysilicon
– Heavily doped to be good conductor
Thin gate oxidePolysilicon
p substraten well
![Page 15: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/15.jpg)
Polysilicon Patterning
• Use same lithography process to pattern polysilicon
p substrate
Thin gate oxidePolysilicon
n well
![Page 16: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/16.jpg)
Self-Aligned Process
• Use oxide and masking to expose where n+ dopants should be diffused or implanted
• N-diffusion forms nMOS source, drain, and n-well contact
p substraten well
![Page 17: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/17.jpg)
N-diffusion
• Pattern oxide and form n+ regions
• Self-aligned process where gate blocks diffusion
• Polysilicon is better than metal for self-aligned gates because it doesn’t melt during later processing
p substraten well
![Page 18: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/18.jpg)
N-diffusion cont.
• Historically dopants were diffused
• Usually ion implantation today
• But regions are still called diffusion
n wellp substrate
n+n+ n+
![Page 19: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/19.jpg)
N-diffusion cont.
• Strip off oxide to complete patterning step
n wellp substrate
n+n+ n+
![Page 20: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/20.jpg)
P-Diffusion
• Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact
p substraten well
n+n+ n+p+p+p+
![Page 21: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/21.jpg)
Contacts
• Now we need to wire together the devices
• Cover chip with thick field oxide
• Etch oxide where contact cuts are needed
p substrate
Thick field oxide
n well
n+n+ n+p+p+p+
Contact
![Page 22: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/22.jpg)
Metallization
• Sputter on aluminum over whole wafer
• Pattern to remove excess metal, leaving wires
p substrate
Metal
Thick field oxide
n well
n+n+ n+p+p+p+
Metal
![Page 23: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/23.jpg)
Design Rules
![Page 24: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/24.jpg)
Stick Diagrams
• VLSI design aims to translate circuit concepts onto silicon
• stick diagrams are a means of capturing topography and layer information - simple diagrams
• Stick diagrams convey layer information through colour codes (or monochrome encoding
• Used by CAD packages, including Microwind
![Page 25: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/25.jpg)
Design Rules
• Allow translation of circuits (usually in stick diagram or symbolic form) into actual geometry in silicon
• Interface between circuit designer and fabrication engineer
• Compromise– designer - tighter, smaller– fabricator - controllable, reproducable
![Page 26: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/26.jpg)
Lambda Based Design Rules
• Design rules based on single parameter, λ• Simple for the designer• Wide acceptance• Provide feature size independent way of setting
out mask• If design rules are obeyed, masks will produce
working circuits• Minimum feature size is defined as 2 λ• Used to preserve topological features on a chip• Prevents shorting, opens, contacts from slipping
out of area to be contacted
![Page 27: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/27.jpg)
Design Rules - The Reality
• Manufacturing processes have inherent limitations in accuracy and repeatability
• Design rules specify geometry of masks that provide reasonable yield
• Design rules are determined by experience
![Page 28: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/28.jpg)
Problems - Manufacturing
• Photoresist shrinking / tearing
• Variations in material deposition
• Variations in temperature
• Variations in oxide thickness
• Impurities
• Variations between lots
• Variations across the wafer
![Page 29: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/29.jpg)
Problems - Manufacturing
• Variations in threshold voltage– oxide thickness– ion implantation– poly variations
• Diffusion - changes in doping (variation in R, C)• Poly, metal variations in height and width -> variation in
R, C• Shorts and opens• Via may not be cut all the way through• Undersize via has too much resistance• Oversize via may short
![Page 30: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/30.jpg)
Meta Design Rules
• Basic reasons for design rules
• Rules that generate design rules
• Under worst case misalignment and maximum edge movement of any feature, no serious performance degradation should occur
![Page 31: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/31.jpg)
Advantages of Generalised Design Rules
• Ease of learning because they are scalable, portable, durable
• Longlevity of designs that are simple, abstract and minimal clutter
• Increased designer efficiency
• Automatic translation to final layout
![Page 32: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/32.jpg)
Basic Interconnects
• Wiring-Up of chip devices takes place through various conductors produced during processing
• Today, interconnects constitute the main source of delay in MOS circuits
• We will examine:– Sheet Resistance – Resistance / Unit Area– Area Capacitance– Delay Units– CMOS Inverter Delay– Rise and Fall Time Estimation
![Page 33: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/33.jpg)
Sheet Resistance
• Resistance of a square slab of material
• RAB = ρL/A t
• => R = ρL/t*W
• Let L = W (square slab)
• => RAB = ρ/t = Rs ohm / square
B
A
tL
w
RAB = ZRshZ = L/W
![Page 34: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/34.jpg)
Typical sheet resistance values for materials
are very well characterised
Layer Rs (Ohm / Sq
Aluminium 0.03
N Diffusion 10 – 50
Silicide 2 – 4
Polysilicon 15 - 100
N-transistor Channel 104
P-transistor Channel 2.5 x 104
Typical Sheet Resistances for 5µm Technology
![Page 35: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/35.jpg)
N-type Minimum Feature Device
Polysilicon
N - diffusion
W
L
2λ
2λ
R = 1sq x Rs = Rs = 104 Ώ
![Page 36: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/36.jpg)
Area Capacitance of Layers
• Conducting layers are separated from each other by insulators (typically SiO2)
• This may constitute a parallel plate capacitor, C = є0єox A / D (farads)
• D = thickness of oxide, A = area,
• єox = 4 F/µm2
• Area capacitance given in pF/µm2
![Page 37: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/37.jpg)
Capacitance
• Standard unit for a technology node is the gate - channel capacitance of the minimum sized transistor (2λ x 2λ), given as Cg�
• This is a ‘technology specific’ value
![Page 38: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/38.jpg)
Delay Unit
• For a feature size square gate, τ = Rs x Cg�
• i.e for 5µm technology, τ = 104 ohm/sq x 0.01pF = 0.1ns
• Because of effects of parasitics which we have not considered in our model, delay is typically of the order of 0.2 - 0.3 ns
• Note that τ is very similar to channel transit time τsd
![Page 39: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/39.jpg)
Simplified Design Rules
![Page 40: CMOS Fabrication Details CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different materials](https://reader036.vdocuments.us/reader036/viewer/2022062314/56649e0e5503460f94af77e7/html5/thumbnails/40.jpg)
Inverter Layout
• Transistor dimensions specified as Width / Length– Minimum size is 4 / 2sometimes called 1 unit– In f = 0.6 m process, this is 1.2 m wide, 0.6 m long