cmos arithmetic circuits
DESCRIPTION
This is to study about Cmos Arithmetic Circuits..ok enjoy readingTRANSCRIPT
![Page 1: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/1.jpg)
KTH/ESDlab/HT 04/09/23 1
CMOS Arithmetic Circuits
![Page 2: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/2.jpg)
KTH/ESDlab/HT 04/09/23 2
Multiplication of numbers
![Page 3: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/3.jpg)
KTH/ESDlab/HT 04/09/23 3
Datapath circuit techniquesfor adders
![Page 4: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/4.jpg)
KTH/ESDlab/HT 04/09/23 4
Binary adder
![Page 5: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/5.jpg)
KTH/ESDlab/HT 04/09/23 5
Binary adder
![Page 6: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/6.jpg)
KTH/ESDlab/HT 04/09/23 6
Special trick for reducing No of transistor
Cout = AB + CIN.(A + B)
SUM = ABCCN + C’OUT (A + B + CIN)
The advantage of these type realization is that transistor count is less as compared to earlier realization using expression of slide 5.
![Page 7: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/7.jpg)
KTH/ESDlab/HT 04/09/23 7
CMOS full adder
![Page 8: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/8.jpg)
KTH/ESDlab/HT 04/09/23 8
Mirror Adders
As discussed is class, Mirror adder circuit is having symmetrical N block and P block.
![Page 9: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/9.jpg)
KTH/ESDlab/HT 04/09/23 9
Ripple carry adder
![Page 10: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/10.jpg)
KTH/ESDlab/HT 04/09/23 10
Pipelined adder
![Page 11: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/11.jpg)
KTH/ESDlab/HT 04/09/23 11
Carry bypass adder
![Page 12: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/12.jpg)
KTH/ESDlab/HT 04/09/23 12
Carry bypass adder
![Page 13: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/13.jpg)
KTH/ESDlab/HT 04/09/23 13
Linear carry select adder
![Page 14: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/14.jpg)
KTH/ESDlab/HT 04/09/23 14
Linear carry select adder: critical path
![Page 15: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/15.jpg)
KTH/ESDlab/HT 04/09/23 15
Carry look-ahead adder
![Page 16: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/16.jpg)
KTH/ESDlab/HT 04/09/23 16
Carry look-ahead circuit structures
![Page 17: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/17.jpg)
KTH/ESDlab/HT 04/09/23 17
Carry save (CSA) and carry propagate (CPA) adders
![Page 18: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/18.jpg)
KTH/ESDlab/HT 04/09/23 18
Adder delays
![Page 19: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/19.jpg)
KTH/ESDlab/HT 04/09/23 19
Adder delays summary
![Page 20: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/20.jpg)
KTH/ESDlab/HT 04/09/23 20
Datapath circuit techniquesfor multipliers
![Page 21: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/21.jpg)
KTH/ESDlab/HT 04/09/23 21
Multiplier definition
![Page 22: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/22.jpg)
KTH/ESDlab/HT 04/09/23 22
Binary multiplication
![Page 23: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/23.jpg)
KTH/ESDlab/HT 04/09/23 23
Indirect multiplication
![Page 24: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/24.jpg)
KTH/ESDlab/HT 04/09/23 24
Array multiplier
![Page 25: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/25.jpg)
KTH/ESDlab/HT 04/09/23 25
MxN array multiplier critical path
![Page 26: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/26.jpg)
KTH/ESDlab/HT 04/09/23 26
Carry ripple vs. carry save array multiplier
![Page 27: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/27.jpg)
KTH/ESDlab/HT 04/09/23 27
Carry save multiplier
![Page 28: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/28.jpg)
KTH/ESDlab/HT 04/09/23 28
Adder cells in array multiplier
![Page 29: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/29.jpg)
KTH/ESDlab/HT 04/09/23 29
Array multiplier floorplan
![Page 30: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/30.jpg)
KTH/ESDlab/HT 04/09/23 30
Wallace tree multiplier
![Page 31: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/31.jpg)
KTH/ESDlab/HT 04/09/23 31
Wallace tree multiplier
![Page 32: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/32.jpg)
KTH/ESDlab/HT 04/09/23 32
Wallace tree multiplier
![Page 33: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/33.jpg)
KTH/ESDlab/HT 04/09/23 33
Dadda tree multiplier
![Page 34: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/34.jpg)
KTH/ESDlab/HT 04/09/23 34
Serial-serial multiplier
![Page 35: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/35.jpg)
KTH/ESDlab/HT 04/09/23 35
Serial-parallel multiplier
![Page 36: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/36.jpg)
KTH/ESDlab/HT 04/09/23 36
Parallel vs. serial multipliers
![Page 37: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/37.jpg)
KTH/ESDlab/HT 04/09/23 37
Parallel vs. serial multipliers
![Page 38: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/38.jpg)
KTH/ESDlab/HT 04/09/23 38
Multiplier performance
![Page 39: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/39.jpg)
KTH/ESDlab/HT 04/09/23 39
Multiplier performance
![Page 40: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/40.jpg)
KTH/ESDlab/HT 04/09/23 40
Multiplier summary
![Page 41: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/41.jpg)
KTH/ESDlab/HT 04/09/23 41
Other datapath elements
![Page 42: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/42.jpg)
KTH/ESDlab/HT 04/09/23 42
Binary shifter
![Page 43: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/43.jpg)
KTH/ESDlab/HT 04/09/23 43
Barrel shifter
![Page 44: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/44.jpg)
KTH/ESDlab/HT 04/09/23 44
4x4 barrel shifter
![Page 45: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/45.jpg)
KTH/ESDlab/HT 04/09/23 45
Logarithmic shifter
![Page 46: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/46.jpg)
KTH/ESDlab/HT 04/09/23 46
Power considerations in datapath structures
![Page 47: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/47.jpg)
KTH/ESDlab/HT 04/09/23 47
Reducing supply voltage
![Page 48: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/48.jpg)
KTH/ESDlab/HT 04/09/23 48
Reducing supply voltage
![Page 49: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/49.jpg)
KTH/ESDlab/HT 04/09/23 49
Architecture trade-offs: reference datapath
![Page 50: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/50.jpg)
KTH/ESDlab/HT 04/09/23 50
Parallel datapath
![Page 51: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/51.jpg)
KTH/ESDlab/HT 04/09/23 51
Pipelined datapath
![Page 52: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/52.jpg)
KTH/ESDlab/HT 04/09/23 52
Datapath architecture summary
![Page 53: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/53.jpg)
KTH/ESDlab/HT 04/09/23 53
Glitching in NOR chain
![Page 54: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/54.jpg)
KTH/ESDlab/HT 04/09/23 54
Glitching in RCA
![Page 55: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/55.jpg)
KTH/ESDlab/HT 04/09/23 55
Switching activity in adders
![Page 56: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/56.jpg)
KTH/ESDlab/HT 04/09/23 56
Switching activity in multipliers
![Page 57: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/57.jpg)
KTH/ESDlab/HT 04/09/23 57
Layout strategy for datapath
![Page 58: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/58.jpg)
KTH/ESDlab/HT 04/09/23 58
Layout strategy for datapaths
![Page 59: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/59.jpg)
KTH/ESDlab/HT 04/09/23 59
Cell area: 2 vs. 3 metal layer process
![Page 60: Cmos Arithmetic Circuits](https://reader033.vdocuments.us/reader033/viewer/2022061202/547ab39ab4af9f0f568b45b2/html5/thumbnails/60.jpg)
KTH/ESDlab/HT 04/09/23 60
Summary