boolean algebra (continued) elec 311 digital logic and circuits dr. ron hayne images courtesy of...
TRANSCRIPT
![Page 1: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/1.jpg)
Boolean Algebra (Continued)
ELEC 311
Digital Logic and Circuits
Dr. Ron Hayne
Images Courtesy of Cengage Learning
![Page 2: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/2.jpg)
311_03 2
Exclusive-OR (XOR)
![Page 3: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/3.jpg)
311_03 3
XOR Theorems
![Page 4: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/4.jpg)
311_03 4
Equivalence
![Page 5: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/5.jpg)
311_03 5
Equivalence (XNOR)
![Page 6: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/6.jpg)
311_03 6
Project 1
Combinational Circuit Analysis Determine input/output relationship of function
Boolean EquationTruth Table
Implement logic circuit with FPGASchematic capture design tools
Test circuit to verify operation Project Report
Teams of 2 persons
![Page 7: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/7.jpg)
311_03 7
Xilinx ISE Design Suite
Enter description of logic circuit Schematic editor VHDL
Use a logic synthesizer to generate a netlist Use implementation tools to map logic gates
and interconnections into the FPGA Generate a bitstream programming file Configure device
Download the bitstream to the FPGA chip
![Page 8: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/8.jpg)
311_03 8
or
Schematic
![Page 9: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/9.jpg)
311_03 9
![Page 10: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/10.jpg)
311_03 10
New Project
File → New Project Project Name
Demo1 Project Location
C:\xxx\xxx Top-Level Module
TypeSchematic
Device FamilySpartan3E
DeviceXC3S100E
PackageTQ144 (BASYS)CP132 (BASYS 2)
Speed Grade -5
![Page 11: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/11.jpg)
311_03 11
New Source
Project → New Source Schematic
Demo1
Schematic Editor Symbols
Category listSymbol list
Drawing area Tools
Add wireAdd I/O marker
![Page 12: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/12.jpg)
311_03 12
add wire
add I/O marker
![Page 13: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/13.jpg)
311_03 13
Demo1 Schematic
Categories Logic
Symbols and2 and3 inv or2
Add wires Point to point Stubs
I/O Markers Input marker Output marker Rename Port
![Page 14: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/14.jpg)
311_03 14
Switches
LEDs
FPGA
![Page 15: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/15.jpg)
311_03 15
FPGA Pins
![Page 16: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/16.jpg)
311_03 16
Constrain the Design
User Constraints → I/O Pin Planning – Pre-Synthesis Implementation Constraints File
Demo1.ucf PlanAhead
I/O Ports Site
I/O Name Location BASYS BASYS 2
X SW2 P29 K3
Y SW1 P36 L3
Z SW0 P38 P11
XY LD1 P14 M11
F LD0 P15 M5
![Page 17: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/17.jpg)
![Page 18: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/18.jpg)
311_03 18
Synthesize & Implement
Synthesize Design Implement Design Generate Programming
File
![Page 19: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/19.jpg)
311_03 19
BASYS ConfigurationSet to ROM
![Page 20: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/20.jpg)
311_03 20
Configure Device
Configure Device (Adept) Initialize Chain XCF02S (PROM)
demo1.bit Program Cycle Power (Reset)
![Page 21: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/21.jpg)
![Page 22: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/22.jpg)
311_03 22
Test the Design
X Y Z
F
0
1
XY
![Page 23: Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning](https://reader035.vdocuments.us/reader035/viewer/2022062517/56649e7c5503460f94b7d55f/html5/thumbnails/23.jpg)
311_03 23
Project Report
Cover Sheet Project Name/Number Authors Professor’s Initials
Objectives Discussion
Boolean Equation Truth Table Circuit Schematic
Conclusion Test Results