basic real time arbitrary generator with dynamic memory
DESCRIPTION
basic Real Time Arbitrary Generator with Dynamic Memory. By:Jonathan Cohen Itamar Friedman Instructor:Michael Yampolsky At the High Speed Digital System Lab. Real-Time Arbitrary Generator. Real-Time Arbitrary Generator. Our System – Reminder:. DSP. RTAG. D/A. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/1.jpg)
basic Real Time Arbitrary Generator with Dynamic Memory
Real-Time Arbitrary Generator
• By: Jonathan CohenItamar Friedman
• Instructor: Michael Yampolsky
• At the High Speed Digital System Lab
![Page 2: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/2.jpg)
Our System – Reminder:
Real-Time Arbitrary Generator
DSP RTAG D/A
• We make a sample wave on PC, store it on our board, and on trigger we produce the wave through D/A
![Page 3: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/3.jpg)
Final Presentation
Presentation main topics:• General:
• Goals• Final System Overview
• System Analysis:• Measurements demonstration• Results
• Conclusions
Real-Time Arbitrary Generator
![Page 4: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/4.jpg)
Goals:
• Our main Goal – Part A:
POC – basic Arbitrary Generator based on Dynamic Memory
– Part B:
• Real Time: Simultaneously I/O• System Analysis
Real-Time Arbitrary Generator
RTAG
![Page 5: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/5.jpg)
System Overview:
Real-Time Arbitrary Generator
PC - “DSP”C++ ProgramWave Maker
PCGidel Board
ControllerController
MCMC FIFOFIFO
DACPLLPLL
RegDACRegDAC
Data path
Control path
Controller1Controller1
FIFO1FIFO1
PLL1PLL1
Super CNTRLSuper CNTRL
![Page 6: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/6.jpg)
System Analysis:
How did we perform the System Analysis?
Real-Time Arbitrary Generator
![Page 7: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/7.jpg)
System Analysis:• Step 1: Selecting properties in GUI & Code:
Real-Time Arbitrary Generator
![Page 8: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/8.jpg)
System Analysis:• Step 2: SignalTap - General View:• Example: Sin(500KHz), Continuous Mode
Real-Time Arbitrary Generator
To DAC
![Page 9: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/9.jpg)
Real-Time Arbitrary Generator
• 1Cycle=300Ticks of 150MHz clk 500KHz• Utilization of memory
From Memory
To DAC
System Analysis:• Step 2: SignalTap - Measurement:• Example: Sin(500KHz), Continuous Mode
![Page 10: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/10.jpg)
System Analysis:• We worked with Triangular & Sin , But any wave(vector) could be uploaded by the DSP.• Triangular(61.7KHz): SignalTap -
Real-Time Arbitrary Generator
![Page 11: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/11.jpg)
System Analysis:
Results
Real-Time Arbitrary Generator
![Page 12: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/12.jpg)
System Analysis:• MainClock = 100MHz
Real-Time Arbitrary Generator
![Page 13: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/13.jpg)
System Analysis:
Real-Time Arbitrary Generator
• 500[KHz] sin, 100points, MainClock = 100MHz :
![Page 14: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/14.jpg)
System Analysis:• (500[KHz] sin, 100points)=50MSPS, delta(FIFO_Indexes) = 100 :
Real-Time Arbitrary Generator
![Page 15: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/15.jpg)
System Analysis:• MainClock = 100MHz, 500[KHz] sin, delta(FIFO_Indexes) = 100 :
Real-Time Arbitrary Generator
![Page 16: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/16.jpg)
Conclusions:• The goal has been achieved:
• Arbitrary Generator could be based on Dynamic Memory• Using single DDR2 180MHz can easily produce 50MSPS DAC streaming(we got to 90MSPS, and it could get better)
• The Hardware supports any kind of wave built by the software.
Real-Time Arbitrary Generator
![Page 17: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/17.jpg)
Conclusions:• In our Architecture, the Precision Resolution and the Frequency Range of the wave is determined by the quality of the PLL and Size of our Memory on Board.• The Major problem: using very short waves at very high sampling rate (Example: 100MHz main clk, 90MHz Sampling, 200 points)
Real-Time Arbitrary Generator
![Page 18: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/18.jpg)
What Next? (future projects)
• Memory Controller• One Board (with PLLs, DAC, …)• Improving Architecture by adding local buffer for short waves
Real-Time Arbitrary Generator
![Page 19: basic Real Time Arbitrary Generator with Dynamic Memory](https://reader035.vdocuments.us/reader035/viewer/2022062221/56812c00550346895d9071b8/html5/thumbnails/19.jpg)
That’s all folks:
• Real Time Arbitrary Generator with dynamic memory
• Jony & Ita , Michael.Y.• HS-DSL: Spring 2009, Winter 2010
Real-Time Arbitrary Generator