atm switch design
DESCRIPTION
ATM Switch Design. Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University http://www.anspag.monash.edu.au/~pbranch/masters.ppt. ATM Switching Outline. Switching terms and requirements Switch Architectures cross bar, multiple bus, multistage - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/1.jpg)
1
Copyright © Monash University
ATM Switch Design
Philip BranchCentre for Telecommunications and Information
Engineering (CTIE)
Monash Universityhttp://www.anspag.monash.edu.au/~pbranch/masters.ppt
![Page 2: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/2.jpg)
2
Copyright © Monash University
ATM Switching Outline
• Switching terms and requirements
• Switch Architectures– cross bar, multiple bus, multistage– routing in multistage switches
• Buffering schemes in switches
• Buffer management
• Performance Measures
![Page 3: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/3.jpg)
3
Copyright © Monash University
ATM Switching Terms
• Switching
• Switching Element
• Switching Fabric
• Switching System
![Page 4: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/4.jpg)
4
Copyright © Monash University
ATM Switch Requirements
• Flexible switching rates
• Broadcast and Multicast
• Low cell loss probability
• Cell Sequence integrity.
• High speed switching.
• Cell header processing.– VPI/VCI translation
![Page 5: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/5.jpg)
5
Copyright © Monash University
Switch types
• Workgroup switches
• Campus switches
• Core switches
![Page 6: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/6.jpg)
6
Copyright © Monash University
Types of Switching Backplane
• Blocking– Routing Conflicts– Cells are lost if no internal buffers.– Cells are stored in a queue if there are
internal buffers.
• Non-blocking– No internal blocking.– Buffers at the inputs and/or outputs.
![Page 7: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/7.jpg)
7
Copyright © Monash University
ATM Switch Architectures
• Crossbar– Most campus switches
• Multiple Bus– Most workgroup switches
• Multistage – Most core switches
![Page 8: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/8.jpg)
8
Copyright © Monash University
• Best performance
• Very expensive for large switches
• Cost increases as where NXN is the switch size.
Crossbar
O N( )2
![Page 9: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/9.jpg)
9
Copyright © Monash University
Multiple Bus
• Lowest cost
• Poor scalability
• Poor performance due to bus contentionInputs
Outputs
Busses
![Page 10: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/10.jpg)
10
Copyright © Monash University
Multistage Switches
• Interconnection of a number of crossbar switching elements.
• Single path or multiple path.
• Buffers required to store packets.
• Very cost effective.
• Highly scalable.
![Page 11: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/11.jpg)
11
Copyright © Monash University
Multistage Switching Fabric
![Page 12: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/12.jpg)
12
Copyright © Monash University
Routing in Multistage Switches
• Self routing using destination tags
• Internal routing conflicts may – reduce the throughput, – increase the delay and – increase the cell loss in a switch.
![Page 13: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/13.jpg)
13
Copyright © Monash University
Self-Routing Principle
• VPI/VCI translation only at the input of the switching network
• Cell extended by a switching network internal header
• Cell header extension requires increased internal speed.
• Suitable for large multistage networks
![Page 14: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/14.jpg)
14
Copyright © Monash University
Self-routing (contd.)
![Page 15: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/15.jpg)
15
Copyright © Monash University
Self Routing: Example
![Page 16: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/16.jpg)
16
Copyright © Monash University
Multicast with Self-Routing
![Page 17: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/17.jpg)
17
Copyright © Monash University
Tree Saturation• Hot spot traffic
– A lot of traffic may be directed to a particular output.
• Tree saturation reduces the performance of the switch
• Saturated tree blocks traffic to other (non hot) outputs as well.
![Page 18: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/18.jpg)
18
Copyright © Monash University
Contention in a Multi-stage Switch
![Page 19: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/19.jpg)
19
Copyright © Monash University
Batcher-Banyan Switch
• A Banyan network has no internal conflict if cells are arranged in ascending or descending order of output destination.
• A Batcher network is used to sort cells in ascending order.
![Page 20: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/20.jpg)
20
Copyright © Monash University
Batcher-Banyan (contd.)
![Page 21: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/21.jpg)
21
Copyright © Monash University
Table-controlled VPI/VCI translation
• VPI/VCI translation at each switching element.
• Cell length need not be altered.
• Table contents are updated during connection set-up.
![Page 22: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/22.jpg)
22
Copyright © Monash University
Table-controlled (contd.)
![Page 23: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/23.jpg)
23
Copyright © Monash University
Buffering in Switches
• Buffers store the cells that lose routing conflicts.
• Location of buffers:– Internally, Externally– Input, Output, Shared, Crosspoint
![Page 24: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/24.jpg)
24
Copyright © Monash University
Input Buffered Switch
![Page 25: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/25.jpg)
25
Copyright © Monash University
Input Buffers
• Head of line blocking reduces throughput
• Inefficient utilisation of buffer space
• Simple buffer management
![Page 26: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/26.jpg)
26
Copyright © Monash University
Head-of-Line Blocking
![Page 27: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/27.jpg)
27
Copyright © Monash University
Output Buffered Switch
![Page 28: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/28.jpg)
28
Copyright © Monash University
Output Buffers
• No head of line blocking
• Inefficient utilisation of buffer space
• Requires expensive high speed buffers
![Page 29: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/29.jpg)
29
Copyright © Monash University
Shared Buffer
![Page 30: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/30.jpg)
30
Copyright © Monash University
Shared Buffer
• High buffer utilisation.
• Needs least amount of buffer space.
• Buffer hogging with non uniform traffic.
• Complex buffer management strategy.
• Needs expensive high speed buffers.
![Page 31: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/31.jpg)
31
Copyright © Monash University
Crosspoint Buffer
![Page 32: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/32.jpg)
32
Copyright © Monash University
Crosspoint Buffer
• Combines the advantages of input and output buffers
• Inefficient utilisation of buffer space
• Simple buffer management
![Page 33: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/33.jpg)
33
Copyright © Monash University
Buffer Size Requirements
• Buffer sizes for average load of 85% at each input and a permissible cell loss probability of 10-9
SizeTYPE 16 x 16 32 x 32
Sha re d Me m o ry 113 199Inp u t Buffe r 320 640O utp u t Buffe r 896 1824
![Page 34: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/34.jpg)
34
Copyright © Monash University
Buffer Management
• Queuing– How to organise buffered cells
• Scheduling– When and in what order to service queues
![Page 35: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/35.jpg)
35
Copyright © Monash University
Buffer Management
• Which cell to transmit next?
• Arbitration strategies based on– Random– fairness– minimise cell loss– minimise cell delay variation
![Page 36: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/36.jpg)
36
Copyright © Monash University
Arbitration Strategies
• State dependent:– Longest queue served first– Lengths of buffers have to be compared
• Delay dependent:– Queue having the maximum delay served
first– Overhead in storing order of arrival
information
![Page 37: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/37.jpg)
37
Copyright © Monash University
Buffer Queuing Policies
• First in - First out (FIFO)
• Strict Priority
• Fair Queueing (Per VC queueing)
• Weighted Round Robin
• Weighted Fair Queuing
![Page 38: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/38.jpg)
38
Copyright © Monash University
Performance Measures• Throughput: Number of cells switched per
unit time.
• Cell loss probability: Loss from routing conflicts or insufficient capacity
• Cell delay: Delay inside switch.– Switching delay: fixed– Queueing delay: variable– jitter: Cell delay variation.
![Page 39: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/39.jpg)
39
Copyright © Monash University
Conclusion– Switching terms and requirements– Switch architectures– Multistage switches
• self routing
• Batcher-Banyan switch
– Buffering schemes• Input, output, shared, crosspoint
– Output buffer management– Performance measures
![Page 40: ATM Switch Design](https://reader031.vdocuments.us/reader031/viewer/2022012916/568131d0550346895d9838ca/html5/thumbnails/40.jpg)
40
Copyright © Monash University
Questions
• An ATM switch is functioning normally, until a video server and video client are connected to it. When the video is played back from the server through the switch, other (low bandwidth) applications using the switch fail. The video delivered is jerky. What are some possible explanations for this?