minimum and maximum modes of 80826

Post on 22-May-2015

996 Views

Category:

Documents

3 Downloads

Preview:

Click to see full reader

TRANSCRIPT

PRESENTED BYK.DHARANI(MCA12004)P.LAVANYA(MCA12011)P.RAJESWARI(MCA12022)T.SARANYA(MCA12027)R.SWATHIKA(MCA12034)

GUIDED BY Mrs.V.NIRMALA ME., (ASSISTENT PROFESSOR/ECE)

04/12/23 1

Microprocessor 8086 Features of 8086 Pin-diagram for 8086 Minimum and Maximum mode systems Hardware organization Applications of 8086

04/12/23 2

04/12/23 3

04/12/23 5

04/12/23 6

04/12/23 7

04/12/23 8

04/12/23 9

HLDA It is hold acknowledge active signal. It is also an output signals and works like 8085

microprocessor . HOLD It is the hold request signal which is used in DMA

to hold the system.Request given to hold.

04/12/23 10

WRIt indicates the performance of the processor by

means of writing the memory or I/O operations.It act in low signal.

M / IO It is the memory/input signal which is an O/P three

state signals. It is useful in distinguishing the memory access

from an I/O access.

04/12/23 11

DT/ R It is the data transmit/receive signal which is also the three state O/P. It is useful for controlling the data and low direction via transceiver.DEN Is the data transmit/receive signal which is also the

three state O/P. It is useful for controlling the data and low direction

via transceiver.It both data transmit and receives.

04/12/23 12

ALEAddress Latch EnableIt is useful in demultiplexing.

INTA It is an output signal.It is associated with INTR signal used for

aknowledgement of an interrupt by request.

04/12/23 13

Transceiver It works on behalf of the processor to transmit or

receive the data between memory and the processor.LatchesIt is used to store the address that is supplied to

memory or I/O devices during the current machine cycle.

Clock generatorThe clock generator generates clock pluse for the

crystal is connected.

04/12/23 14

MEMORY AND I/O DEVICES

The temporary data are usually stored in RAM.It is used during execution of the program while

the permanent data are stored in PROM. The I/O devices are used to connect the

microprocessor with external I/P devices, which are used to get the data and output devices.

It is used to send the data.

04/12/23 15

Advantages of Minimum Modes

It is cheap.

Microprocessor does itself generator I/O.

Microprocessor does itself generator I/O control

signal.

04/12/23 16

M/IO WR RD OPERATION

0 0 1 I/O write

0 1 0 I/O read

1 0 1 Memory write

1 1 0 Memory read

04/12/23 17

ModeSelect MN/MX’

Interruptinterface

8086 MPU

Power supply

Vcc GND

INTR

_____INTA

_____TEST

NMI

RESET

HOLD

HLDA

Address / data bus

AD0-AD15,A16/S3-A19/S6

ALE____BHE/S7

M/IO’

DT/R’___RD___WR____DEN

READY

CLK

DMAinterface

Memory/IOcontrols

04/12/23 18

Clock (CLK) : Input signal which synchronize the internal and

external operations of the microprocessor.8088 operates at two different speeds;

-5MHz <-standard ports.-8MHz <- standard ports.

8086 Manufactured three speed: -5 MHz for standard 8086-8 MHz for standard 8086-2-10 MHz for standard 8086-1

04/12/23 19

The maximum mode signals areRQ/GT0

It is requested/grant access control signals is bidirectional in nature.

LOCK It is the output 3-state signal used for the purpose

of holding the operationS2-S0

S2-S0 are the output 32-state signal used for the purpose of bus cycle status.

QS1,QS0QS1,QS0 are the output signal used for the purpose

of instruction queue status. 04/12/23 20

8088 8086

Low / EvenBankHigh / Odd

Bank

Bank – select signals04/12/23 21

BHE A0 SELECTION

0 0 Whole word(16 bit)

0 1 High byte to /from odd address

1 0 Low byte to /from even address

1 1 No selection

04/12/23 22

A word starting at ODD address : Misaligned

The LSB is located at lower address in High Bank,( Example : 00003(h) and 00004(h)

Requires 2 bus cycles, where X+1 address in high bank is accessed during the first Bus cycle ( A0=1, BHE=0) and data is transferred using D8 to D15

In second bus cycle ( A0 = 0, BHE = 1 , data transferred via D0 – D7 )

The next two slides demonstrated this activity

04/12/23 23

Address busA19 – A1

D15 – D8 D7 – D0

____BHE ( LOW )

X + 2X + 3

X + 1 X

A0 (HIGH)

First bus cycle04/12/23 24

Address busA19 – A1

D15 – D8 D7 – D0

____BHE ( HIGH )

X + 2X + 3

X + 1 X

A0 (LOW)

Second bus cycle04/12/23 25

Idle State: No bus activity requiredEach is 1 clock period long Occurs when instruction queue is full or the MPU

does not need to read/write to memoryWait State

Triggered by events external to MPU Buffer full will trigger a wait state Triggered by READY pin Inserted between T3 and T4

04/12/23 26

It is used for various instruction set and interrupt systems also.

They were a popular, early, microprocessor commonly embedded in washing machines and domestic appliances, to replace mechanical timers and interlocks.

Home Appliances Air conditioner circuits Telephone communication circuitsFan Circuits

04/12/23 27

Induction cooker circuitsLamp/ Lantern circuitsRefrigerator circuitsTelevision circuits

Agricultural Automation Circuits Anti-harm circuitsCultivation circuitsGeneral circuits

Electronic Maintenance circuits Remote control based circuits Networking circuits Telephone communication circuits

04/12/23 28

So for we explained What is mean by microprocessorFeatures of microprocessorPin diagram of 8086Minimum mode systemMaximum mode systemApplications of microprocessor

04/12/23 29

Advanced Microprocessors And Peripherals- AK RAY & KM BHURCHANDI

WEBSITES http://microprocessorforyou.blogspot.in/2011/12/feat

ures-of-8086.html http://8085projects.info/page/agricultural-automation

-circuits.html

04/12/23 30

““SUCCESS CANNOT BE ASSURED.SUCCESS CANNOT BE ASSURED. IT MUST BE ATTAINED”.IT MUST BE ATTAINED”.

04/12/23 31

top related