building custom risc-v socs in chipyard · •create a heterogeneous boom and rocket risc-v soc...

Abraham GonzalezUC Berkeleyabe.gonzalez@berkeley.edu

Building Custom RISC-V SoCs in Chipyard

Goals• Get the basics of modifying a configuration

• Create a heterogeneous BOOM and Rocket RISC-V SoC• Learn how to generate Verilog for an SoC• Learn how to run Verilator RTL simulations• Case Study: Integrating a SHA3 accelerator into a Chipyard SoC!

• Add a SHA3 accelerator to Chipyard• Add the accelerator to a configuration!• Get Verilog and run Verilator simulations

Tutorial RoadmapCustom SoC Configuration

RTL GeneratorsRISC-V Cores

Multi-level Caches

CustomVerilogPeripheralsAccelerators

Software RTL Simulation

VCS Verilator

FireSim FPGA-Accelerated Simulation

Simulation Debugging Networking

Automated VLSI Flow

Hammer Tech-plugins

Tool-plugins

RTL Build ProcessFIRRTL

TransformsFIRRTL IR Verilog

FireMarshalBare-metal &

Custom Workload

QEMU & Spike

Tutorial RoadmapCustom SoC Configuration

RTL GeneratorsRISC-V Cores

Multi-level Caches

CustomVerilogPeripheralsAccelerators

Software RTL Simulation

VCS Verilator

FireSim FPGA-Accelerated Simulation

Simulation Debugging Networking

Automated VLSI Flow

Hammer Tech-plugins

Tool-plugins

RTL Build ProcessFIRRTL

TransformsFIRRTL IR Verilog

FireMarshalBare-metal &

Custom Workload

QEMU & Spike

Getting Started

Having trouble? Raise a hand and someone will come help you.

You can find these slides onhttps://fires.im/micro-2019-tutorial/

Interactive Section!

How things will work

Interactive Slide“Follow Along”

Explanation Slide“What’s happening?”

How things will work

Terminal Section Inside-a-File Section

# command 1> echo “Chipyard Rules!”

# command 2> do_this arg1 arg2

// SOME COMMENT HEREclass SmallBoomConfig extends Config(new WithTop ++new WithBootROM ++new boom.common.WithSmallBooms ++new boom.common.WithNBoomCores(1) ++new freechips.rocketchip.system.BaseConfig)

Interactive

# start a tmux session> tmux new –s soc

# return to chipyard> cd ~/chipyard-morning/> ls

Directory Structurechipyard-morning/

generators/rocket-chip/sha3/

sims/verilator/

software/firemarshal/

tools/chisel/firrtl/

build.sbt11

Our library of Chisel generators

Utilities for simulating SoCs

Config file enumerating generators and dependencies

Chisel/FIRRTL

Utilities for building RISC-V software

Build and simulate a heterogeneous BOOM + Rocket SoC

Default Chipyard Project• You need a top-level project that combines all the

generators wanted• Want Rocket Chip, BOOM, SHA3 accelerator, etc…

• In our case we are using the `example` project• Located in `generators/example`

• This holds things such as• Test Harness code• Top-level module (matches the top-level of the DUT)• SoC configurations

• Most of the work will be done in this project

chipyard-morning/generators/example/rocket-chip/boom/sha3/

sims/verilator/

tests/build.sbt

BOOM Integration• BOOM source code already added

• Located in `generators/boom`• Already has default configurations

• Located in `generators/example/src/main/scala/ BoomConfigs.scala`

sims/verilator/

tests/build.sbt

Interactive

# open up the default boom configurations file> cd generators/example/src/main/scala> less BoomConfigs.scala

chipyard-morning/generators/example/src/main/scala/BoomConfigs.scala

rocket-chip/boom/sha3/

sims/verilator/

tests/build.sbt

Interactive

# open up the default boom configurations file> cd generators/example/src/main/scala> less BoomConfigs.scala

sims/verilator/

tests/build.sbt

Reminder: use q to quit less

Configuring a SoC with BOOM

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq()RocketTilesKey => Seq()BankedL2Key => Module(new TLBroadcast)BootROMParams => BootROMParams()BuildTop => None

class SmallBoomConfig extends Config(new WithTop ++new WithBootROM ++new freechips.rocketchip.subsystem.WithInclusiveCache ++new boom.common.WithSmallBooms ++new boom.common.WithNBoomCores(1) ++new freechips.rocketchip.system.BaseConfig)

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq()RocketTilesKey => Seq()BankedL2Key => Module(new TLBroadcast)BootROMParams => BootROMParams()BuildTop => None

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq(BoomParams())RocketTilesKey => Seq()BankedL2Key => Module(new TLBroadcast)BootROMParams => BootROMParams()BuildTop => None

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq(BoomParams(Small))RocketTilesKey => Seq()BankedL2Key => Module(new TLBroadcast)BootROMParams => BootROMParams()BuildTop => None

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq(BoomParams(Small))RocketTilesKey => Seq()BankedL2Key => Module(new InclusiveCache)BootROMParams => BootROMParams()BuildTop => None

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq(BoomParams(Small))RocketTilesKey => Seq()BankedL2Key => Module(new InclusiveCache)BootROMParams => BootROMParams(“../bootrom.rv64.img”)BuildTop => None

sims/verilator/

tests/build.sbt

• Bottom-to-top (right-to-left) config hierarchy• Configs can read/override other configsBoomTilesKey => Seq(BoomParams(Small))RocketTilesKey => Seq()BankedL2Key => Module(new InclusiveCache)BootROMParams => BootROMParams(“../bootrom.rv64.img”)BuildTop => Module(new Top)

sims/verilator/

tests/build.sbt

Interactive

# open heterogeneous configs file> vim HeteroConfigs.scala

chipyard-morning/generators/example/src/main/scala/HeteroConfigs.scala

sims/verilator/

tests/build.sbt

class TutorialSmallBoomConfig extends Config(new WithTop ++new WithBootROM ++new freechips.rocketchip.subsystem.WithInclusiveCache ++new boom.common.WithSmallBooms ++new boom.common.WithNBoomCores(1) ++new freechips.rocketchip.system.BaseConfig)

Feel free to use another editor! These slides assume vim.

Interactive

sims/verilator/

tests/build.sbt

Modify

Interactive

sims/verilator/

tests/build.sbt

class SmallBoomAndRocketConfig extends Config(new WithTop ++new WithBootROM ++new freechips.rocketchip.subsystem.WithInclusiveCache ++new boom.common.WithRenumberHarts ++new boom.common.WithSmallBooms ++new boom.common.WithNBoomCores(1) ++new freechips.rocketchip.subsystem.WithNBigCores(1) ++new freechips.rocketchip.system.BaseConfig)

Modify and add

VIM Reminders: use i to insert textuse ESC to exit inserting text

Interactive

sims/verilator/

tests/build.sbt

Modify and add

VIM Reminders: use :q to quituse :w to saveuse :wq to save and quit

Interactive

# navigate to the verilator> cd ~/chipyard-morning/sims/verilator

# start the verilator rtl simulator build> make CONFIG=SmallBoomAndRocketConfig –j16

# this will take a while!

sims/verilator/

tests/build.sbt

Behind the Scenes: Config

sims/verilator/

tests/build.sbt

Adds a “Big” Rocket core to the SoC

Behind the Scenes: Config

sims/verilator/

tests/build.sbt

Renumbers the core ID’s so that there are no duplicates

Adds a “Big” Rocket core to the SoC

Behind the Scenes: Make• `make` is the top-level build system to combine everything

• Invokes the Scala Build Tool (sbt)• Used in Chisel, FIRRTL, and other Chipyard tools

• Invokes all of the simulator builds (VCS and Verilator)• Automatically keeps track of file dependencies for you!

• Powerful `make` commands• Can just `make verilog` for Verilog only• Can run pre-added or unique tests

• `make CONFIG=<YOUR CONFIG> BINARY=<YOUR BINARY> run-binary`• `make CONFIG=<YOUR CONFIG> run-bmark-tests`

• Keeps all outputs organized based of a unique name of the SoC• `<PROJECT>.<DUT MODULE>.<CONFIG>`• Ex. `example.TestHarness.SmallBoomAndRocketConfig`

Building a SW Simulator

Rocket

BootROM

FIRRTL Verilog SimulatorConfig

L2 Cache

1. Configs parameterize Chisel generators 2. Chisel elaborates into

FIRRTL 3. FIRRTL elaborates into Verilog 4. Verilator compiles Verilog

into simulator binary

Rocket

BootROM

Config

L2 Cache

1. Configs parameterize Chisel generators

In this case `SmallBoomAndRocketConfig` creates a BOOM + Rocket SoC

Rocket

BootROM

FIRRTLConfig

L2 Cache

FIRRTL

Emits a `*.fir` file

Rocket

BootROM

FIRRTL VerilogConfig

L2 Cache

FIRRTL 3. FIRRTL elaborates into Verilog

Emits a `*.top.v` and `*.harness.v` file

Why `*.top.v` and `*.harness.v`

TestHarnessTop

Tile 0BOOM

L1I$ L1D$

3-w BOOM

SysBus

MemBus

BootROM

Tile 1

L1I$ L1D$

BOOMRocket

SimBlockDevice SimAXIMem

TestHarness

TopTile 0

L1I$ L1D$

3-w BOOM

SysBus

MemBus

BootROM

Tile 1

L1I$ L1D$

Rocket

SimBlockDevice SimAXIMem

TopTile 0

L1I$ L1D$

3-w BOOM

SysBus

MemBus

BootROM

Tile 1

L1I$ L1D$

Rocket

JTAGPass to your VLSI flow!

Rocket

BootROM

FIRRTL Verilog SimulatorConfig

L2 Cache

FIRRTL 3. FIRRTL elaborates into Verilog 4. Verilator compiles Verilog

into simulator binary

Emits a `simulator-*` executable that represents the `SmallBoomAndRocketConfig`

Where is my Verilog!• Once completed the build outputs are located here

> ls generated-src/*/

generated-src/*/*.harness.v*.top.v*.dts*.json...

sims/verilator/generated-src/*/

tests/build.sbt

Verilog used for testing

Main Verilog of the design

Device Tree used for SW

MMIO files (where and what is connected)

Interactive

tests/build.sbt

# navigate to the output sources> cd generated-src/*/> ls

# take a look at the following files> less example.TestHarness.*.top.v> less example.TestHarness.*.harness.v

How does the Verilog look?

tests/build.sbt

// Rocket Tile (includes a Rocket Core + L1$’s)module RocketTile( // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@347233.2]input clock, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@347234.4]input reset, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@347235.4]

. . . // BOOM Tile (includes a BOOM Core + L1$’s)module BoomTile( // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@293433.2]input clock, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@293434.4]input reset, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@293435.4]

. . . // Top-level DUT that includes the BOOM and Rocket Tilesmodule Top( // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@384841.2]input clock, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@384842.4]input reset, // @[:example.TestHarness.SmallBoomAndRocketConfig.fir@384843.4]

example.TestHarness.SmallBoomAndRocketConfig.top.v

Interactive

sims/verilator/

tests/build.sbt

# navigate to the output sources> cd ../..> ls

# run a multi-threaded vector-vector add> make CONFIG=SmallBoomAndRocketConfig BINARY=mt-vvadd.riscv run-binary

# take a look at the output file

> less mt-vvadd.*.out

Output file

using random seed 1570590524This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag_rbb_enable=1.Listening on port 38117

C1: 0 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162C1: 1 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162C1: 2 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162

C1: 3 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162C1: 4 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162C1: 5 [0] pc=[0000004c0c7cadf1] W[r 0=0000000000000080][0] R[r18=eb4b96208b54f69a] R[r28=eb4b96208b54f69a] inst=[0000c34d] c.beqz a4, pc + 162

. . .C1: 63210 [1] pc=[000000008000010e] W[r 0=0000000000000000][0] R[r10=0000000000000001] R[r11=0000000000000001] inst=[00b57063] bgeu a0, a1, pc + 0C1: 63211 [0] pc=[000000008000010e] W[r 0=0000000000000000][0] R[r10=0000000000000001] R[r11=0000000000000001] inst=[00b57063] bgeu a0, a1, pc + 0

*** PASSED *** Completed after 107267 cycles

Commit log lines emitted from the Rocket CoreTest passed

mt-vvadd.example.TestHarness.SmallBoomAndRocketConfig.top.v

Case Study: Create and test a SHA3-accelerated SoC!

Why do the case study?• “We are in a golden age of computer architecture”• Domain Specific Accelerators are extremely popular

• Vector Accelerators• ML Accelerators

• Training• Inference

• Compression Accelerators• More!

• Goal is to answer: “But how do I add my own accelerator?”

SHA3 accelerator?• SHA3 accelerator is a pre-implemented Chisel accelerator• Implements the Secure Hash Algorithm 3 (SHA3)

• Rough specification in 2012, released in late 2015 • Uses variable length messages with a sponge function

• Designed to be more efficient when implemented in HW!• Want to improve the hashes/sec and hashes/Watt

Let’s begin adding it!

Interactive

sims/verilator/

tests/build.sbt

# add sha3 to chipyard> cd ~/chipyard-morning/generators> git submodule add https://github.com/ucb-bar/sha3.git

# open the dependencies file> cd ..> vim build.sbt

Interactive

//lazy val sha3 = (project in file("generators/sha3"))

// .dependsOn(rocketchip, chisel_testers)

// .settings(commonSettings)

lazy val example = (project in file("generators/example"))

.dependsOn(boom, hwacha, sifive_blocks, sifive_cache, utilities)

.settings(commonSettings)

sims/verilator/

tests/build.sbt

Interactive

//lazy val sha3 = (project in file("generators/sha3"))

// .dependsOn(rocketchip, chisel_testers)

// .settings(commonSettings)

.dependsOn(boom, hwacha, sifive_blocks, sifive_cache, utilities)

lazy val sha3 = (project in file("generators/sha3"))

.dependsOn(rocketchip, chisel_testers)

.dependsOn(sha3, boom, hwacha, sifive_blocks, sifive_cache, utilities)

Uncomment

sims/verilator/

tests/build.sbt

Add sha3

What happened?• There are three steps to add an accelerator to Chipyard

1. Add the source code to `generators`2. Add the accelerator project to the build system in `build.sbt`

• Need to tell the build system it exists• Need to add it to a top-level project (in our case `example`)

3. Create a new configuration that adds it!

First a quick-background on RoCC accelerators

RoCC Accelerators• RoCC: Rocket Chip Coprocessor• Execute custom RISC-V instructions

for a custom extension

• Examples of RoCC accelerators• Hwacha vector accelerators• Memcpy accelerator• Machine-learning accelerators• Java GC accelerator

BOOM/Rocket

L1I$ L1D$

PTWTLBsDecoupled

RoCCAccelerator

(SHA3)

SystemBus

Core Complex Peripherals

cmd req

cmd resp

chipyard-morning/generators/example/rocket-chip/sha3/src/main/scala/sha3.scala

sims/verilator/

tests/build.sbt

Understanding the SHA3 Accelerator• SHA3 is a minimal example of a RoCC-based

accelerator• Executes custom “sha3” instructions sent by the

Rocket or BOOM core• sha3.scala

• Note the `WithSha3Accel` mixin, which plugs into the Rocket Chip config system

• `Sha3AccelImp` implements the Chisel-based accelerator

class WithSha3Accel extends Config ((site, here, up) => {case Sha3WidthP => 64case Sha3Stages => 1case Sha3FastMem => truecase Sha3BufferSram => falsecase BuildRoCC => Seq(

(p: Parameters) => {val sha3 = LazyModule.apply(new Sha3Accel(OpcodeSet.custom2)(p)

The SHA3 Accelerator• The SHA3 mixin

sims/verilator/

tests/build.sbt

Rocket Chip uses the “BuildRoCC” key to figure out which accelerator to build

SHA3 Parameters

The SHA3 Accelerator• RoCC Command Stream

BOOM/Rocket

SHA3: Decoupled RoCC Accelerator

cmd.valid

cmd.bits.inst.funct[1:0]

cmd.bits.rs1[63:0]cmd.bits.rs2[63:0]cmd.bits.inst.rd[4:0]busy

cmd.ready

mem.req.ready

mem.req.addr[63:0]mem.req.cmd[2:0]mem.req.size[1:0]

mem.req.valid

L1DCachemem.req.data[63:0]mem.resp.validmem.resp.data[63:0]

sims/verilator/

tests/build.sbt

Interactive

# open rocket configs file> cd generators/example/src/main/scala> vim RocketConfigs.scala

chipyard-morning/generators/example/src/main/scala/RocketConfigs.scala

sims/verilator/

tests/build.sbt

class TutorialRocketConfig extends Config(new WithTop ++new WithBootROM ++new freechips.rocketchip.subsystem.WithInclusiveCache ++new freechips.rocketchip.subsystem.WithNBigCores(1) ++new freechips.rocketchip.system.BaseConfig)

Interactive

sims/verilator/

tests/build.sbt

Modify

Interactive

sims/verilator/

tests/build.sbt

class Sha3RocketConfig extends Config(new WithTop ++new WithBootROM ++new freechips.rocketchip.subsystem.WithInclusiveCache ++new sha3.WithSha3Accel ++new freechips.rocketchip.subsystem.WithNBigCores(1) ++new freechips.rocketchip.system.BaseConfig)

Modify and add

Interactive

# navigate to the verilator> cd ~/chipyard-morning/sims/verilator

# start the verilator rtl simulator build> make CONFIG=Sha3RocketConfig debug –j16

# this will take a while!

sims/verilator/

tests/build.sbt

Reminder: Where is my Verilog!• Once completed the build outputs are located here

> ls generated-src/example.TestHarness.Sha3RocketConfig/

generated-src/example.TestHarness.Sha3RocketConfig/*.harness.v*.top.v*.dts*.json...

tests/build.sbt

Verilog used for testing

Main Verilog of the design

Device Tree used for SW

MMIO files (where and what is connected)

Coffee Break until 11am

Coming up…

Running customized software on the SHA3 accelerated SoC

https://fires.im/micro-2019-tutorial/Slides here:

Interactive

# re-enter the tmux session (only if you exited it)> tmux attach –t soc

# navigate to firemarshal> cd ~/chipyard-morning/software/firemarshal

# view sha3 accelerated program

> vim workloads/sha3/benchmarks/src/sha3-rocc.c

sims/verilator/

tests/build.sbt

Accelerator Software

printf("Start basic test 1.\n");// BASIC TEST 1 - 150 zero bytes

start = rdcycle();

asm volatile ("fence");

// setup accelerator with addresses of input and outputROCC_INSTRUCTION_SS(2, &input, &output, 0);

// Set length and compute hashROCC_INSTRUCTION_S(2, sizeof(input), 1);

asm volatile ("fence" ::: "memory");

end = rdcycle();

sha3-rocc.c chipyard-morning/generators/example/rocket-chip/boom/sha3/

sims/verilator/

software/firemarshal/workloads/sha3/benchmarks/src/sha3-rocc.c

tests/build.sbt

start = rdcycle();

end = rdcycle();

sha3-rocc.c

opcode rd rs1 rs2 functasm volatile ("custom2 x0, %[msg_addr], %[hash_addr], 0"

:: [msg_addr] "r" (&input), [hash_addr] "r" (&output));

Expanded C macro

start = rdcycle();

end = rdcycle();

sha3-rocc.c

Expanded C macro

Setup and run the accelerator

Understanding SHA3 Software• Send necessary information to the accelerator

• Source(s), Destination, and what function to run• Accelerator returns

• Busy… a.k.a. “Is the accelerator done?”

BOOM/Rocket

cmd.valid

cmd.bits.inst.funct[1:0]

cmd.bits.rs1[63:0]cmd.bits.rs2[63:0]cmd.bits.inst.rd[4:0]busy

cmd.ready

SHA3 Ctrl

Interactive

# view sw implementation of SHA3 program> vim workloads/sha3/benchmarks/src/sha3-sw.c

sims/verilator/

tests/build.sbt

Software SHA3

start = rdcycle();

// run sw to compute the SHA3 hashsha3ONE(input, sizeof(input), output);

end = rdcycle();

sims/verilator/

software/firemarshal/workloads/sha3/benchmarks/src/sha3-sw.c

tests/build.sbt

Software SHA3

start = rdcycle();

// run sw to compute the SHA3 hashsha3ONE(input, sizeof(input), output);

end = rdcycle();

sims/verilator/

software/firemarshal/workloads/sha3/benchmarks/src/sha3-sw.c

tests/build.sbt

SW implementation of SHA3

Interactive

# make sure you are in firemarshal directory> cd ~/chipyard-morning/software/firemarshal

# build both binaries> ./marshal build workloads/sha3-bare-*.json

sims/verilator/

tests/build.sbt

Building SHA3 Software• Used the FireMarshal utility to build the binaries

• Tool that takes in `.json` description of build and emits the `.riscv` binary• More in-depth view after lunch

• What was done… built two binaries• `sha3-sw.riscv` - software version of SHA3 computation• `sha3-rocc.riscv` - sends SHA3 computation to the accelerator

• Both binaries created in• `workloads/sha3/benchmarks/bare/sha3-*.riscv`

Interactive

# navigate to the verilator directory> cd ~/chipyard-morning/sims/verilator

# run accelerated program> make CONFIG=Sha3RocketConfig run-binary-debug BINARY=../../software/firemarshal/workloads/sha3/benchmarks/bare/sha3-rocc.riscv

# run non-accelerated program> make CONFIG=Sha3RocketConfig run-binary-debug BINARY=../../software/firemarshal/workloads/sha3/benchmarks/bare/sha3-sw.riscv

sims/verilator/

tests/build.sbt

The non-accelerated version takes longer

Outputs• You should see the following after both tests

# you just ran: “make CONFIG=… BINARY=… run-binary-debug”# this is the output:

Start basic test 1.

output[0]:221 ==? results[0]:221

. . .output[31]:238 ==? results[31]:238

Success!SHA execution took M cycles

Compare the cycle time of both runs. Which is faster?

sims/verilator/

tests/build.sbt

All Outputs• Once completed the build outputs are located here

verilator/sha3-sw.*.outsha3-sw.*.vcdsha3-rocc.*.outsha3-rocc.*.vcdsimulator-example-Sha3RocketConfig-debug. . .

Rocket Core Commit log

sims/verilator/

tests/build.sbt

Verilator RTL Simulator

Waveform file (used with GTKWave, etc)

Interactive

# exit the terminalCTRL-D

Delete the tmux session

More Information

• https://chipyard.readthedocs.io/en/latest• Talks about heterogeneous SoCs• Talks about adding Verilog IP• Talks about adding accelerators• . . .

Covers what we did in this talk and more!

That’s it!

Coming up… Using Hammer to Speed Up the

VLSI Flow

Backup Slides

Exploring the Module Hierarchy

example.Sha3RocketConfig.(harness/top).v:

• Generated Verilog for Top and TestHarnessexample.Sha3RocketConfig.core.config:

• Configuration information for core

example.Sha3RocketConfig.dts:

• Device tree string

example.Sha3RocketConfig.fir:

• FIRRTL IR

example.Sha3RocketConfig.graphml:

• Diplomacy graph81

chipyard-morning/generators/example/rocket-chip/sha3/

sims/verilator/generated-src/example.Sha3RocketConfig/

tests/build.sbt

TileLink PWM Custom Module

• Custom PWM module driving a top-level IO pin

• Changes to base SoC• Additional top-level pin for PWM out• Additional memory-mapped register for

configuring PWM• Additional top-level module to drive PWM

chipyard-morning/generators/example/PWM.scalaRocketConfigs.scalaTop.scala

rocket-chip/sha3/

sims/verilator/

tests/build.sbt

Instantiating a PWM Top

PWMModule:• Module which instantiates the PWM

functionalityPWMTL:• Module which creates a TileLink node, and

inherits functionality of the PWMModuleHasPeripheryPWMTL:• Connects PWM TileLink node to

Diplomacy graph of the BaseSubsystemHasPeripheryPWMTLModuleImp• Adds additional IO pin for PWMOut, and

drives it with the PWMModule 83

rocket-chip/sha3/

sims/verilator/

tests/build.sbt

PWM Custom Components

TopWithPWMTL:• Adds the HasPeripheryPWMTL trait to

add the PWM node to the Top’s Diplomacy graph

• Instantiates a TopWithPWMTLModuleTopWithPWMTLModule:• Adds the

HasPeripheryPWMTLModuleImp trait to get the additional PWM IO pin and PWM Module

rocket-chip/sha3/

sims/verilator/

tests/build.sbt

building custom risc-v socs in chipyard · •create a heterogeneous boom and rocket risc-v soc...

Documents

risc-v soc fpga brings real-time to linux · 2...

chipyard: integrated design, simulation, and

soc level analytics, trace & debug for risc-v designs...soc...

risc - raperkins.netraperkins.net/enve_651/hold...

emulating future hpc soc architectures using risc-v ·...

comparison of risc archtectures -...

polarfire soc amp-capable solution ... - risc-v...

commercial libre-riscv soc · 2018-07-19 · designing a...

risc, cisc, and assemblers - cornell university · risc,...

risc:reduced instruction set computing. overview what is...

embedded software development for risc-v based soc risc-v...

the future of operating systems on risc-vthe future of...

experiences using the risc-v ecosystem to design an...

the risc-v multi-media decoding platform soc version draft

introduction to complex embedded system...

arm based soc verification v1 - t&vs€¢ arm based soc...

pulpino: a small single-core risc-v soc€¦ · pulpino: a...

faculty development programme on soc design using open...

chipyard documentation - chipyard.readthedocs.io

tsk3000a 32-bit risc processor - altium tsk3000a 32 bit...