0.3 arsitektur mikrokontroler

Post on 13-May-2015

1.162 Views

Category:

Documents

17 Downloads

Preview:

Click to see full reader

TRANSCRIPT

APLIKASI MIKROKONTROLER

DTG2K3

(3 sks)

0.3 Arsitektur mikrokontroler dan spesifikasinya

Arsitektur Mikrokontroler / Prosesor

• Based on the instruction set are CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer)

• Based on the memory architecture are Harvard architecture and Von Neumann architecture

CISC vs RISC

• CISC are hardware optimized, complex instruction, greater machine cycle per instruction e.g. 12 clocks, hardware circuitry more complex, draws greater power consumption

• RISC are software optimized (compiler), simpler instruction, lower machine cycle per instruction e.g. 1 clocks, simpler hardware circuitry, draws lower power consumption

Arsitektur Von-Neumann

• Hanya mempunyai satu blok memori dan 8-bit bus data

• Akibatnya program dan data diproses secara bergantian, tidak bisa langsung bersamaan

Arsitektur Harvard

• Memiliki dua bus data yang berbeda

• Program dan data dapat diproses bersamaan

• Memudahkan pada saat menghitung keperluan memori bagi suatu aplikasi

Harvard vs. Von Neumann• Harvard micro architecture

: separate between program and data, faster execution, e.g. Intel MCS-8051, Atmel AVR, Microchip PIC, Texas Instrument DSP, ARM (Advanced RISC Machine)

• Von Neumann : merge between program instruction and data, simpler hardware interface, e.g. Intel IAPx-86 (80x86 up to Pentium 4, Core)

Arsitektur AVR

Single Cycle Execution

High Code Density

High Integration

Single-chip Solution

AVR single-chip solution

top related