all-optical packet router employing ppm header processing prof. z. ghassemlooy optical...

Download All-optical Packet Router Employing PPM Header Processing Prof. Z. Ghassemlooy Optical Communications Research Group  School of

If you can't read please download the document

Upload: alia-luce

Post on 31-Mar-2015

220 views

Category:

Documents


1 download

TRANSCRIPT

  • Slide 1

All-optical Packet Router Employing PPM Header Processing Prof. Z. Ghassemlooy Optical Communications Research Group http://soe.unn.ac.uk/ocr/ School of Computing, Engineering and Information Sciences Northumbria University Newcastle, UK WBU- India 09 Slide 2 Z Ghassemlooy Presentation Outline 1.Introduction 2.Original Contributions and Research Outcomes 3.Future Work WBU- India 09 Slide 3 Z Ghassemlooy CEIS - Research Groups Advanced Signal Processing Non-Linear Control Network Security Microwave and Microwave Holography + Active Antenna Optical Communications Research Group (OCRG) Northumbria Communications Research Laboratories Slide 4 Staff Prof. Z Ghassemlooy J Allen Dr R Binns Dr K Busawon Dr W. P. Ng Visiting Academics Prof. V Ahmadi, Univ. Of Tarbiate Modaress, Tehran, Iran Dr M. H. Aly, 2 Arab Academy for Scie. and Tech. and Maritime Transport, Egypt Prof. J.P. Barbot, France Prof. I. Darwazeh, Univ. College London Prof. H. Dring, Hochschule Mittweida Univ. of Applied Scie. (Germany) Prof. E. Leitgeb, Graz Univ. of Techn. (Austria) PhD Students: M. Amiri, A. Chaman-Motlagh, M. F. Chiang, M. A. Jarajreh, R. Kharel, S. Y Lebbe, W. Loedhammacakra, Q. Lu, V. Nwanafio, E. K. Ogah, W. O. Popoola, S. Rajbhandari, A. Shalaby, X. Tang MSc: A Burton, D Bell, G Aggarwal, M Ljaz, O Anozie, W Leong, S Satkunam OCRG People 4 WBU, India 2009 Z Ghassemlooy Slide 5 5 OCRG Agilent Photonic Lab Slide 6 Z Ghassemlooy Optical Communications 1st generation optical networks: packet routing and switching are mainly carried out using high-speed electronic devices. However, as the transmission rate continues to increase, electronically processing data potentially becomes a bottleneck at an intermediate node along the network. 1P 100T 10T 1T 100G 10G 1G 100M 1995 2000 2005 2010 [bit/s] Voice Data Total Traffic demand forecast (NEC2001) Capacity increase : 2~4 times a year Bit cost decrease : 1/2 time a year Solution: All-optical processing & switching WBU- India 09 Slide 7 Photonics - Applications WBU- India 09 Z Ghassemlooy Long-Haul MetropolitanHome access Board -> Inter-Chip -> Intra-Chip Photonics in communications: expanding and scaling Health (bio-photonics) Environment sensing Security imaging Photonics: diffusing into other application sectors Slide 8 Z Ghassemlooy Networks Topology An Overview WBU- India 09 Slide 9 O-E-O Router Architecture http://www.cisco.com/en/US/products/ps5763/index.html Up to 92 Tbit/s Optical inputs but electronic switching Very large power consumption WBU- India 09 Z Ghassemlooy Dr N. Calabretta (TU/e, Holland) Slide 10 Why Photonic Technology All-optical Parallel electronic switch 160 Gb/s -> 622 Mb/s DeMuxDeMux Elect. DeMux Receivers 1 Clock recovery High speed and parallel all-optical processing of the packets. Photonic integration potentially allows a reduction of volume, power consumption, scalability, latency and costs. Photonic switch Demultiplexer Multiplexer Dr N. Calabretta (TU/e, Holland) lasers Mux Elect. Mux 1 622 Mb/s -> 160 Gb/s Modulators Slide 11 Z Ghassemlooy Objectives High Bit Rate High Throughput HeaderProcessing! All-optical Packet Switching WBU- India 09 Slide 12 All-optical Cross-connect node Functionality 1 x N packet switch 1.All-optical label recognition Low latency Scalable photonic integration 2.All-optical label rewriting 3.Optical routing Low power penalty Node cascadability Target: routing and label rewriting in a single device Iran August 2007 Z Ghassemlooy Slide 13 Research Road Maps WBU- India 09 Slide 14 Z Ghassemlooy Packet Routing Header Processing O/E Processing E/O PatternsOutputs 0000 B (0 D )OP 1 0001 B (1 D )OP 2 0010 B (2 D )OP 1 0011 B (3 D )OP 1 0100 B (4 D )OP 2 0101 B (5 D )OP 1 1110 B (14 D )OP 2 1111 B (15 D )OP 1 0100 Matching! H Routing table Electrical domain IC: Large scale, cheap, memory Speed limitation < 40 Gbit/s Optical domain High Speed >> 40 Gbit/s Complexity, costly, no memory All-Optical Processing Integration Light Frozen? Opt. Capacitors? 1. Optical vs. Electrical in High-speed Routing WBU- India 09 Slide 15 Z Ghassemlooy Packet Routing Header Processing Robust All-Optical Processing Packet header is compared with all entries of a routing table for checking the matching 2. Address Correlation N 2 N N 2 N bit-wise AND operations Reduce routing table entries Minimise number of AND operations Our solution: Pulse-Position-Modulation based Header Processing (PPM-HP) WBU- India 09 Slide 16 Z Ghassemlooy Packet Routing Header Processing 3. What is Pulse Position Modulation? T b bit duration, T s slot duration 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 TsTs PPM One Frame T f = 2 4 T s 1 0 0 1 TbTb LSB Binary One Frame T f = 4T b 1001 9 WBU- India 09 Slide 17 Z Ghassemlooy Packet Routing Header Processing 4. Pulse Position Routing Table (PPRT) Address patterns Decimal metric Output ports 000000Port 2 000011Port 1 000102Port 3 000113Port 1 001004Port 3 001015Port 2 001106Port 2 001117Port 1 11102 N -2Port 2 11112 N -1Port 1 2 N entries Entry Positions (Decimal) Actual PPM frame (length 2 N slots) 11,3,7,,2 N -1 20,5,6,,2 N -2 32,4, PPM 0 1 2 3 4 5 6 7 2 N -1 Conventional routing table Pulse-position routing table 1M1M (M = 3 ports) Port 1 Port 2 Port 3 WBU- India 09 Slide 18 Z Ghassemlooy Clk Matched pulse &1 Entry 1 Entry 2 Entry M CP 1 CP 2 CP M Port 1 Port 2 Port M PPM-HP All-optical Switch &2 &M&M Clock Extraction Header Extraction PPM Add. Conversion PPRT OSWC Synchronization APLClk APLClk APLClk APLClk PPMA A OSW1 OSW2 OSWM 5. PPM-HP Router Packet Routing Header Processing WBU- India 09 Slide 19 Z Ghassemlooy Packet Routing Optical Switches MEMS * (Lucent Tech.) Bubbles * (Agilent) TOAD * (Princeton) SMZ * (Japan) Cat.1 Large scale (> 16 16) Slow response ( s-ms) Non-optically controlled Cat.2 Small scale (2 2) Fast response (fs-ps) Full-optically controlled Crosstalk Contrast * Sources: Internet articles & websites WBU- India 09 Slide 20 Z Ghassemlooy Terahertz Optical Asymmetric Demultiplexer ( TOAD) Terahertz Optical Asymmetric Demultiplexer ( TOAD) Operation (1) 90 0 180 0 00 0 90 Non-switching WBU- India 09 Introduced by P. Prucnal (1993) Nonlinearity: Semiconductor Optical Amplifier (SOA) Low control pulse (CP) power High inter-channel crosstalk Asymmetrical switching window profile Synchronisation Slide 21 Z Ghassemlooy TOAD - Operation (2) 90 0 180 0 00 0 90 Switching +180 90 +180 0 180180+ Introduced by P. Prucnal (1993) Semiconductor Optical Amplifier induces nonlinearity Low control pulse energy High inter-channel crosstalk Asymmetrical switching window profile WBU- India 09 Slide 22 Z Ghassemlooy No control pulse is applied Control pulses (CP1 & CP2) are applied Symmetric Mach-Zehnder (SMZ) WBU- India 09 Slide 23 Z Ghassemlooy Symmetric Mach-Zehnder (SMZ) 0 90 0 0 0 +180 0 180 0 0 0 +180 90 +180 Switching window (SW) gain: SW width: Delay interval between two control pulses T SW WBU- India 09 Slide 24 VPI SMZ Switch WBU- India 09 Z Ghassemlooy Optical receiver Data pulse train Slide 25 PPM-HP Router - Clock Extraction WBU- India 09 Z Ghassemlooy Clock extraction requirements: Asynchronous and ultrafast response High on/off contrast ratio of extracted clock Clock, header and payload: same intensity, polarization and wavelength Clock Extraction Clk Optical packet Slide 26 Z Ghassemlooy Packet Routing Clock Extraction WBU- India 09 Slide 27 Z Ghassemlooy Packet Routing Clock Extraction WBU- India 09 Slide 28 Simulation Clock Extraction WBU- India 09 Z Ghassemlooy 2 nd stage Packet in Extracted clock 1 st stage Crosstalk Slide 29 Z Ghassemlooy Packet Routing PPM-HP Address Conversion On / off contrast ratio against the timing offset of PPM header WBU- India 09 Slide 30 Z Ghassemlooy SMZ-based AND gate: only one bit-wise operation! SOA gain recovery is no longer an issue, since it is saturated only once for header recognition Ref: R. P. Schreieck et al., IEEE Quantum Elec., Vol. 38, pp. 1053-1061, 2002 Packet Routing PPM-HP Header Correlation AND gate A B A*B PP packet address One PPRT entry SOA1 SOA2 in SW A B ABAB WBU- India 09 Slide 31 Simulation Results - AND operation WBU- India 09 Z Ghassemlooy Slide 32 1 2 SMZ Switch with a High Contrast Ratio WBU- India 09 Z Ghassemlooy CEM: clock extraction module low inter-output CR (< 10 dB) Improved CR (> 32 dB) Slide 33 Z Ghassemlooy Packet Routing PPM-HP All-Optical Flip-Flop - Operate at < nanoseconds responses - Multiple SET/RESET pulses for compensating the actual loop delay (~ hundreds of picoseconds) and for speeding up the transient ON/OFF states of Q output WBU- India 09 Slide 34 Z Ghassemlooy Packet Routing PPM-HP Wavelength Conversion SOA1 SOA2 CW @ 2 Data packet @ 1 2222 2222 Data packet @ 2 WBU- India 09 Slide 35 Z Ghassemlooy Packet Routing PPM-HP Demultoplexer SMZI Compact size (integrated) Ultrafast response (~ps) Low energy (