advanced channel engineering achieving … advanced channel engineering achieving aggressive...
TRANSCRIPT
![Page 1: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/1.jpg)
1
Advanced Channel Engineering Achieving Aggressive Reduction of
VT Variation for Ultra-Low-Power Applications
K.Fujita, Y.Torii, M.Hori, J.Oh, L.Shifren*, P.Ranade*, M.Nakagawa, K.Okabe, T.Miyake, K.Ohkoshi, M.Kuramae,
T.Mori, T.Tsuruta, S.Thompson*, T.Ema
Fujitsu Semiconductor Ltd. *SuVolta Inc.
![Page 2: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/2.jpg)
2
Outline• Introduction• Transistor Structure• Features of Process Flow and
Verification• 65nm 6T-SRAM Evaluation Results• Summary
![Page 3: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/3.jpg)
3
Introduction
complicated
Power crisis
VDD lowering
VT variation
RDF
ETSOI, Tri-gate
Alternative solution
![Page 4: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/4.jpg)
4
Transistor structureDeeply Depleted Channel TM (DDC) Transistor
1
2
3
4
Depleted layer
VT setting offset layer
Screening layer
Anti-punch-through layer
![Page 5: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/5.jpg)
5
Process flowWell ImplantVT / Screen Layer ImplantBlanket Si Epi-layer FormationSTI FormationGate Dielectric Formation for HVGate Dielectric Formation for LVPoly-Si Gate FormationExtension Implant (No Halo)SW FormationS/D Formation
1
2
3
![Page 6: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/6.jpg)
6
TEM of DDC transistor
43.1nm
![Page 7: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/7.jpg)
Uniformity of epitaxial silicon
7
Avg. = 27.2nm, 1sigma = 0.25%
![Page 8: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/8.jpg)
8
TEM of low-temperature STI
S
D
![Page 9: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/9.jpg)
9
-0.5-0.4-0.3-0.2-0.1
00.10.20.30.40.5
0.1 1 10Gate Width [m]
V T [V
]
W-dependence of VT
NMOS
PMOS
L=0.045m
![Page 10: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/10.jpg)
10
NMOSPMOS
I-V characteristics L=0.045m|Vdd|=0.9, 0.1V
1E-111E-101E-091E-081E-071E-061E-051E-041E-031E-02
-1.5 -1.0 -0.5 0.0 0.5 1.0 1.5Vg [V]
I d [A
/ m
]
![Page 11: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/11.jpg)
Summary of STI
11
• Excellent STI profile• No anomalous W dependence• Nice sub-threshold characteristics
No concern about low temp. STI
![Page 12: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/12.jpg)
12
Breakdown of low-temperature GOX
-7-6-5-4-3-2-10123
2 3 4 5 6Breakdown Voltage [V]
LN(-L
N(1
-F))
L=0.045mSg=1E-7cm2
![Page 13: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/13.jpg)
13
NBTI of DDC PMOS10 years
1E+001E+011E+021E+031E+041E+051E+061E+071E+081E+091E+10
1 10 Vstress [V]
Life
time@
Id-1
0% [s
ec]
2 3 4 5
T=125ºCL=0.045m
![Page 14: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/14.jpg)
14
HCI of DDC
1E+001E+011E+021E+031E+041E+051E+061E+071E+081E+091E+10
Life
time@
Id-1
0% [s
ec]
1/Vdd [1/V]-1 10-0.5 0.5
AC 10 years @ Duty 2%
NMOSPMOS
T=25ºCL=0.045m
![Page 15: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/15.jpg)
15
Summary of GOX• Excellent distribution of breakdown• Long enough life time for NBTI• Long enough life time for HCI
No concern about low temp. GOX
![Page 16: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/16.jpg)
16
VT distribution of NMOS
-3
-2
-1
0
1
2
3
0.2 0.4 0.6 0.8Pull-down VT [V]
Cum
ulat
ive
Prob
abili
ty [
]
-3
-2
-1
0
1
2
3
0.2 0.4 0.6 0.8Pass-gate VT [V]
Cum
ulat
ive
Prob
abili
ty [
]Baseline Baseline
DDC DDC
![Page 17: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/17.jpg)
17
VT distribution of PMOS
-3
-2
-1
0
1
2
3
-0.8-0.6-0.4-0.2Pull-up VT [V]
Cum
ulat
ive
Prob
abili
ty [
] , Baseline, DDC
![Page 18: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/18.jpg)
18
0.00
0.02
0.04
0.06
0.08
-0.8 -0.4 0 0.4 0.8VT [V]
V T
acr
oss
waf
er [V
]Baseline (pull-down)Baseline (pass-gate)Baseline (pull-up)DDC (pull-down)DDC (pass-gate)DDC (pull-up)
Summary of across-wafer variation
Baseline
DDC
![Page 19: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/19.jpg)
19
-3
-2
-1
0
1
2
3
-0.2 -0.1 0 0.1 0.2Pass-gate VT [V]
Cum
ulat
ive
Prob
abili
ty [
]-3
-2
-1
0
1
2
3
-0.2 -0.1 0 0.1 0.2Pull-down VT [V]
Cum
ulat
ive
Prob
abili
ty [
]VT matching of NMOS
BaselineDDC
BaselineDDC
![Page 20: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/20.jpg)
20
VT matching of PMOS
-3
-2
-1
0
1
2
3
-0.2 -0.1 0 0.1 0.2Pull-up VT [V]
Cum
ulat
ive
Prob
abili
ty [
]BaselineDDC
![Page 21: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/21.jpg)
21
Summary of VT matching
Baseline
DDC
0.00
0.02
0.04
0.06
0.08
-0.8 -0.4 0 0.4 0.8VT [V]
V T /
SQR
T(2)
[V]
Baseline (pull-down)Baseline (pass-gate)Baseline (pull-up)DDC (pull-down)DDC (pass-gate)DDC (pull-up)
![Page 22: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/22.jpg)
22
0.0
0.2
0.4
0.6
0.8
1.0
0.0 0.2 0.4 0.6 0.8 1.0Node 1 [V]
Nod
e 2
[V]
0.0
0.2
0.4
0.6
0.8
1.0
0.0 0.2 0.4 0.6 0.8 1.0Node 1 [V]
Nod
e 2
[V]
Butterfly curves of 6T-SRAM
Baseline DDC
![Page 23: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/23.jpg)
23
SNM distribution
-5
-4
-3
-2
-1
0
1
2
3
-100 0 100 200SNM [mV]
Cum
ulat
ive
Prob
abili
ty [
]
BaselineDDC
Vdd=0.4V
![Page 24: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/24.jpg)
24
Vdd dependence of SNM
0123456789
10
0.0 0.2 0.4 0.6 0.8 1.0Vdd [V]
SNM
(mea
n/1σ
) [σ]
BaselineDDC
![Page 25: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/25.jpg)
25
Vddmin of 576K bit SRAM array
0.0 0.2 0.4 0.6 0.8 1.0Vdd [V]
BaselineDDC
100
80
60
40
20
0
Yiel
d of
SR
AM
mac
ro [%
]
![Page 26: Advanced Channel Engineering Achieving … Advanced Channel Engineering Achieving Aggressive Reduction of V T Variation for Ultra-Low-Power Applications K.Fujita, Y.Torii, M.Hori,](https://reader037.vdocuments.us/reader037/viewer/2022110112/5ae6f2697f8b9a6d4f8d668a/html5/thumbnails/26.jpg)
26
Summary• Deeply Depleted Channel (DDC) transistor
has been introduced to reduce RDF.
• Process flow of DDC has been established.
• VT matching of SRAM has been reduced to less than half by DDC.
• Near to 0.4V operation of SRAM has been achieved.