acnowledgements: yanni coroneos, neamen,...
TRANSCRIPT
![Page 1: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/1.jpg)
• Vacuum Tubes, BJT or FET?• Circuit Analysis: Amplifier & Feedback• Classic BJT Circuits• Arduino Intro
6.101 Spring 2017 Lecture 5 1
Acnowledgements:Yanni Coroneos,Neamen, Donald: Microelectronics Circuit Analysis and Design, 3rd Edition
![Page 2: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/2.jpg)
Vacuum Tubes
• NY Times April 14, 2007– “Guitar heroes favor vacuum tube amplifiers in
their instruments”– “Many recording engineers tend to use vacuum‐
tube equipment in their studios”– “Some listeners pay thousands of dollars for high‐
end tube‐based stereo systems and CD players.”
6.101 Spring 2017 Lecture 5 2
![Page 3: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/3.jpg)
BJT or FET
• Depends on application• Amplifiers
– BJT • are more linear that MOSFET, better fidelity (low harmonic distortion)
• can drive low impedances at higher power• lower noise with low source impedance
– MOSFET• high input impedance• Voltage controlled device => lower power
6.101 Spring 2017 Lecture 5 3
![Page 4: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/4.jpg)
Transistor Configurations
6.101 Spring 2017 Lecture 5 4
+15V
+
Vin
-
+
VOUT
-
RL
R1
+
+
R2
[a] Common Emitter Amplifier [b] Common Collector [Emitter Follower] Amplifier
RE RE
+15V
+Vin
-
+
VOUT
-
RL
R1
+
+
R2
+
[c] Common Base Amplifier
TRANSISTOR AMPLIFIER CONFIGURATIONS
R2
+15V
R 1
+
Vin
-
+VOUT
-
RE
+
+
high input impedance, for general amplification
voltage gain = 1 ; use in amplifier output stage.
low input impedance for low impedance sources, for high frequency response.
BJT
FET
Common source Common drain [Source follower] Common gate
![Page 5: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/5.jpg)
Miller Effect* – Common Emitter
6.101 Spring 2017 Lecture 3 5
)](1[ LCmM RRgCC
* Agarwal & Lang Foundations of Analog & Digital Electronics Circuits p 861
![Page 6: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/6.jpg)
Input Impedance and Frequency Response
6.101 Spring 2017 6
RV1 V2C
RCfcutofffrequencyHigh
sRCA
RCjCj
R
CjXjR
XjVVA
hi
v
C
Cv
21
11
11
1
1
1
2
log f
AV (dB)
-3dB
fHI or f-3dB
slope = -6 dB / octaveslope = -20 dB / decade
0
log f
Degrees
-45o
fHI or f-3dB
0o
-90o
PHASE LAG
Lecture 2
log scale
![Page 7: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/7.jpg)
Low Frequency Hybrid‐ Equation Chart
6.101 Spring 2017 Lecture 5 7
High gain, better high frequency responseLow input resistance
Unity gain, low output resistanceHigh input resist.
High gain applicationsModerate input resistance
High output resistance
![Page 8: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/8.jpg)
Cascode Amplifer
• Two transistor amplifer: common emitter (CE) with a common base
• Miller effect avoid by setting gain of CE stage low.
• CE stage provides high input impedance
• Common base (CB) provides gain without Miller effect; base is grounded.
6.101 Spring 2017 Lecture 5 8
Miller effect
No Miller effect
![Page 9: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/9.jpg)
Objectives
• Perform an analysis into the behavior of a complicated circuit using basic properties of BJT’s (npn, pnp)
• Calculate gain of the system
• Discuss crossover distortion issues in push‐pull amplifiers
• Understand feedback
6.101 Spring 2017 Lecture 5 9
![Page 10: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/10.jpg)
Three Stage – Push Pull Amplifier
6.101 Spring 2017 Lecture 5 10
![Page 11: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/11.jpg)
6.101 Spring 2017 Lecture 5 11
Three Stage Amplifer – Block Diagram
Feedback
![Page 12: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/12.jpg)
Q3‐Q4 Push Pull
6.101 Spring 2017 Lecture 5 12
• Q3: Emitter Follower (positve cycle)
• Q4: Emitter Follower (negative cycle)
• Overall gain ~1
• Q3 & Q4 Vbe are always one diode drop
• Crossover distortion about zero crossing
![Page 13: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/13.jpg)
Crossover Distortion
6.101 Spring 2017 Lecture 5 13
![Page 14: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/14.jpg)
Q2 – High Gain Stage
6.101 Spring 2017 Lecture 5 14
• Since last stage is an emitter follower, node n4 should be biased near zero volts.
• Q2 is a common emitter configuration with a pnptransistor.
• For pnp configuration, reverse the polarity of the voltages from a npn.
mvVVI
g
rg
THTH
CQm
m
26
0
Lm
m
o
Lov Rg
g
RA
5701015
*38
4
vCQ
CQTH
CQm
AI
IVI
g
![Page 15: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/15.jpg)
Q1 Analysis
6.101 Spring 2017 Lecture 5 15
![Page 16: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/16.jpg)
Biasing
6.101 Spring 2017 Lecture 5 16
![Page 17: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/17.jpg)
Biasing – Quiescent Point
• Determine the quiescent point• For BJT
– assume Vbe = 0.6V– assume base current neglible
• Apply KVL, KCL
6.101 Spring 2017 Lecture 5 17
![Page 18: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/18.jpg)
Biasing – Quiescent Point
6.101 Spring 2017 Lecture 5 18
v(n5) = Vout = 0
v(n1) - v(n3) = 0.6
v(n2) = 15 – 0.6
0.6 ma
knv
knv
iiKCL rt
10)3(06.0
1)15()3(6.0:
vnvornv 4.12)1(13)3(
kkforvnv 3/303.12)1(
it
if
+0.6-
-13.0
-12.4
![Page 19: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/19.jpg)
Key Observations
6.101 Spring 2017 Lecture 5 19
• Crossover distortion caused by base emitter voltage.
• Feedback results in overall gain independent of β
• Biasing not precise, highly dependent on supply voltage (poor supply voltage rejection)
![Page 20: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/20.jpg)
Classic BJT Circuits/components
• Darlington Pair• Matched transistors• Short circuit protection• Currrent mirror• Schottky diode• Baker Clamp• Vbe multiplier
6.101 Spring 2017 Lecture 5 20
![Page 21: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/21.jpg)
MPSA13 Darlington
6.101 Spring 2017 Lecture 5 21
![Page 22: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/22.jpg)
Matched Pair
• Close electrical and thermal characteristics
• Supermatched pairs also available
• Used in differental amplifiers and measurement equipment
6.101 Spring 2017 Lecture 5 22
![Page 23: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/23.jpg)
Super Matched Pair
• Characteristics approach theoretical transistor
• Vbe matched to 50 µv
• hFE matched to 2%
6.101 Spring 2017 Lecture 5 23
![Page 24: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/24.jpg)
7805 RegulatorShort Circuit Protection
6.101 Spring 2017 Lecture 5 24
• When voltage across R16 exceeds ~0.6 volt, Q14 diverts away base drive to Q15.
• Note Darlington pair Q15, Q16
![Page 25: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/25.jpg)
6.101 Spring 2017 Lecture 5 25
356 Op‐AmpShort Circuit Protection
![Page 26: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/26.jpg)
Current Mirror
6.101 Spring 2017 Lecture 5 26
![Page 27: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/27.jpg)
Schottky* Diode
• Schottky diode formed withmetal‐semiconductor junction vspn junction
• Lower forward voltage drop: 0.15‐0.45 vs 0.6‐0.7 for pn junction
• Almost zero reverse recovery times.
• Used in 74LS series logic Low‐power Schottky
6.101 Spring 2017 Lecture 5 27
* Walter Schottky
![Page 28: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/28.jpg)
Baker* Clamps
• Reduces turn off time by limiting saturation
• Baker Camp with diodes
• Baker clamp with Schottky diode
6.101 Spring 2017 Lecture 5 28
*named by Richard Baker (1956); drawings from http://en.wikipedia.org/wiki/Baker_clamp
![Page 29: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/29.jpg)
Vbe Multipler
6.101 Spring 2017 Lecture 5 29
BEVR
RRV2
21 )(
![Page 30: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/30.jpg)
Arduino
• Low cost open source microcontroller and development system– 16MHz ATmega328, 32KB flash, 1KB EEPROM, 2KB SRAM– 22 I/O ports: analog/digital– 5V (19ma) operation
• Ideal for prototyping, process controller or state machines
• Maybe useful for final project but only in a secondary manner:– data display, control logic
• Many variants: Uno, Nano, Pro ….
• Originals vs clones
6.101 Spring 2017 Lecture 5 30
![Page 31: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/31.jpg)
Arduino Nano
6.101 Spring 2017 Lecture 5 31
SPI: +5, GND, MISO, MOSI, SCK
USB: programming & +5V power
reset
LEDs: Power, LED, Rx, Tx
ATMEGA 328P CPU
J1 – pin 1
J2 – pin 17-12 VDC in
J2 – pin 143.3V @20ma
J2 – pin 45V in or out
![Page 32: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/32.jpg)
Arduino Nano
6.101 Spring 2017 Lecture 5 32
LM11155V
CH340FTDI Clone3.3V regulator
J2 – pin 1
J1 – pin 1
D3, D5, D6, D9, D10, and D11 provide 8-bit PWM output with analogWrite()
D10 (SS), D11 (MOSI), D12 (MISO), D13 (SCK) same as SPI header
A0-A7 10-bit analog inputs referenced to 5V or AREF using the analogReference() function;
A4 (SDA) and A5 (SCL) support I2C
![Page 33: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/33.jpg)
Multifunction I/O Pins Partial List
Pin Function 1 Function 2 Function 3
D13 digital I/O SCK (SPI) Built‐in LED
D12 digital I/O MISO
D11 digital I/O MOSI
D3,5,6,9,10,11 digital I/O PWM
D3 digital I/O Interrupt 1
D2 digital I/O Interrupt 0
D1 digital I/O Tx
D0 digital I/O Rx
A5 analog in SCL
A4 analog in SDA
6.101 Spring 2017 Lecture 5 33
![Page 34: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/34.jpg)
Serial Interface
• Arduino Nano clone uses CH340G; need to install serial port driver.• Drivers on http://web.mit.edu/6.101/www/s2017/drivers/ have been
tested. – CH341SER_MAC: OSX Yosemite, El Capitan
serial port: cu.wchusbserial1410– CH34x_Install_Windows_v3_4.zip: Windows 7
serial port: COM3– CH340_LINUX.zip: Ubuntu 14.04
serial port: /dev/ttyUSB0
• Other drivers are available from http://sparks.gogo.co.nz/ch340.html
6.101 Spring 2017 Lecture 5 34
// driver installmakesudo make load
![Page 35: Acnowledgements: Yanni Coroneos, Neamen, …web.mit.edu/6.101/www/s2017/handouts/L05.pdfAcnowledgements: Yanni Coroneos, Neamen, Donald: Microelectronics Circuit Analysis and Design,](https://reader030.vdocuments.us/reader030/viewer/2022020100/5ac40e1f7f8b9a12608caaa6/html5/thumbnails/35.jpg)
Arduino Lab
6.101 Spring 2017 Lecture 5 35
commonnormally closed
Connect switch to Arduino and control LED